

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lange of the applicatio customer's to unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the



FDMD8240LET40 Dual N-Channel Power Trench[®] MOSFET

40 V, 103 A, 2.6 mΩ

Features

- Extended TJ Rating to 175 °C
- Max $r_{DS(on)}$ = 2.6 m Ω at V_{GS} = 10 V, I_D = 23 A
- Max r_{DS(on)} = 3.95 mΩ at V_{GS} = 4.5 V, I_D = 19 A
- Ideal for Flexible Layout in Primary Side of Bridge Topology
- 100% UIL Tested
- Kelvin High Side MOSFET Drive Pin-out Capability
- Termination is Lead-free and RoHS Compliant




General Description

This device includes two 40V N-Channel MOSFETs in a dual Power (3.3 mm X 5 mm) package. HS source and LS Drain are internally connected for half/full bridge, low source inductance package, low $r_{DS(on)}/Qg$ FOM silicon.

Applications

- Synchronous Buck : Primary Switch of Half / Full Bridge Converter for Telecom
- Motor Bridge : Primary Switch of Half / Full bridge Converter for BLDC Motor
- MV POL : Synchronous Buck Switch



Power 3.3 x 5

MOSFET Maximum Ratings T_A = 25 °C unless otherwise noted.

Symbol	Param	eter		Ratings	Units	
V _{DS}	Drain to Source Voltage			40	V	
V _{GS}	Gate to Source Voltage			±20	V	
	Drain Current -Continuous	T _C = 25 °C	(Note 5)	103		
	-Continuous	T _C = 100 °C	(Note 5)	73	•	
I _D	-Continuous	T _A = 25 °C	(Note 1a)	24	Α	
	-Pulsed		(Note 4)	489		
E _{AS}	Single Pulse Avalanche Energy		(Note 3)	216	mJ	
D	Power Dissipation	T _C = 25 °C		50	14/	
P _D	Power Dissipation	T _A = 25 °C	(Note 1a)	2.5	W	
T _J , T _{STG}	Operating and Storage Junction Temperation	ature Range		-55 to +175	°C	

Thermal Characteristics

$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case	3.0	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a	a) 60	C/VV

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
8240LT	FDMD8240LET40	Power 3.3 x 5	13 "	12 mm	3000 units

1


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
Off Chara	octeristics					
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0 V	40			V
ΔBV _{DSS} ΔT _J	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C		23		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 32 V, V _{GS} = 0 V			1	μA
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±20 V, V _{DS} = 0 V			±100	nA
On Chara	cteristics					
V _{GS(th)}	Gate to Source Threshold Voltage	V _{GS} = V _{DS} , I _D = 250 μA	1.0	2.0	3.0	V
$\Delta V_{GS(th)}$ ΔT_J	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$, referenced to 25 °C		-6		mV/°C
0	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 23 A		2.0	2.6	
r _{DS(on)}		V _{GS} = 4.5 V, I _D = 19 A	3.2 3		3.95	i mΩ
()		V_{GS} = 10 V, I _D = 23 A, T _J = 150 °C		3.3	4.3	1
9 _{FS}	Forward Transconductance	V _{DD} = 5 V, I _D = 23 A		107		S
C _{iss}	Characteristics Input Capacitance Output Capacitance	V _{DS} = 20 V, V _{GS} = 0 V		3020	4230	pF
Dvnamic	Characteristics					
C _{iss} C _{oss}	Input Capacitance Output Capacitance	V _{DS} = 20 V, V _{GS} = 0 V f = 1 MHz		876	1230	pF
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance			876 33	1230 52	
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance		0.1	876	1230	pF
C _{iss} C _{oss} C _{rss} R _g	Input Capacitance Output Capacitance Reverse Transfer Capacitance		0.1	876 33	1230 52	pF pF
C _{iss} C _{oss} C _{rss} R _g Switching	Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance		0.1	876 33	1230 52	pF pF
C _{iss} C _{oss} C _{rss} Rg Switching	Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance Characteristics	f = 1 MHz	0.1	876 33 2.8	1230 52 6	pF pF Ω
C _{iss} C _{oss} C _{rss} Rg Switching t _{d(on)}	Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance 9 Characteristics Turn-On Delay Time		0.1	876 33 2.8 12	1230 52 6 22	pF pF Ω ns
C_{iss} C_{oss} C_{rss} Switching $t_{d(on)}$ t_r $t_{d(off)}$	Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time	f = 1 MHz	0.1	876 33 2.8 12 8	1230 52 6 22 16	pF pF Ω ns ns
C_{iss} C_{oss} C_{rss} Switching $t_{d(on)}$ t_r $t_{d(off)}$ t_f	Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time	$f = 1 \text{ MHz}$ $V_{DD} = 20 \text{ V}, I_D = 23 \text{ A}$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$	0.1	876 33 2.8 12 8 36	1230 52 6 22 16 58	pF pF Ω ns ns
C_{iss} C_{oss} C_{rss} Switching $t_{d(on)}$ t_r $t_{d(off)}$ t_f	Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time	f = 1 MHz $V_{DD} = 20 \text{ V}, I_D = 23 \text{ A}$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$	0.1	876 33 2.8 12 8 36 9	1230 52 6 22 16 58 18	pF pF Ω ns ns ns ns
C _{iss} C _{oss} C _{rss} Switching Switching t _{d(on)} t _r t _{d(off)} t _f Q _{g(TOT)}	Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge Gate to Source Charge	$f = 1 \text{ MHz}$ $V_{DD} = 20 \text{ V}, I_D = 23 \text{ A}$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$	0.1	876 33 2.8 12 8 36 9 40	1230 52 6 22 16 58 18 56	pF pF Ω ns ns ns nC nC
C _{iss} C _{oss} C _{rss} Switching t _{d(on)} t _r t _{d(off)} t _f Q _{g(TOT)} Q _{gs}	Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge	$f = 1 \text{ MHz}$ $V_{DD} = 20 \text{ V}, \text{ I}_{D} = 23 \text{ A}$ $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 5 \text{ V}$ $V_{DD} = 20 \text{ V}$	0.1	876 33 2.8 12 8 36 9 40 21	1230 52 6 22 16 58 18 56	pF pF Ω ns ns ns nC nC
$\begin{array}{c} C_{iss} \\ \hline C_{oss} \\ \hline C_{rss} \\ \hline R_g \\ \hline \textbf{Switching} \\ \hline \textbf{Switching} \\ \hline \textbf{t}_{d(on)} \\ \hline \textbf{t}_r \\ \hline \textbf{t}_{d(off)} \\ \hline \textbf{t}_f \\ \hline \textbf{Q}_{g(TOT)} \\ \hline \textbf{Q}_{gs} \\ \hline \textbf{Q}_{gd} \\ \hline \end{array}$	Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge Gate to Source Charge	$f = 1 \text{ MHz}$ $V_{DD} = 20 \text{ V}, \text{ I}_{D} = 23 \text{ A}$ $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 5 \text{ V}$ $V_{DD} = 20 \text{ V}$	0.1	876 33 2.8 12 8 36 9 40 21 9	1230 52 6 22 16 58 18 56	pF pF Ω ns ns ns nC nC
$\begin{array}{c} C_{iss} \\ C_{oss} \\ \hline \\ C_{rss} \\ \hline \\ R_g \\ \hline \\ Switching \\ \hline \\ Switching \\ \hline \\ t_{d(on)} \\ t_r \\ t_r \\ \hline \\ t_{d(off)} \\ t_r \\ \hline \\ Q_{g(TOT)} \\ \hline \\ Q_{gs} \\ \hline \\ Q_{gd} \\ \hline \\ \hline \\ Drain-Sol \\ \hline \end{array}$	Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Gate to Source Charge Gate to Drain "Miller" Charge Urce Diode Characteristics	$f = 1 \text{ MHz}$ $V_{DD} = 20 \text{ V}, I_D = 23 \text{ A}$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 5 \text{ V}$ $I_D = 20 \text{ V}$ $I_D = 23 \text{ A}$	0.1	876 33 2.8 12 8 36 9 40 21 9 5	1230 52 6 22 16 58 18 56 30	pF pF Ω ns ns ns nc nC nC
$\begin{array}{c} C_{iss} \\ C_{oss} \\ C_{rss} \\ R_{g} \\ \hline \\ \textbf{Switching} \\ \hline \\ \textbf{Switching} \\ \hline \\ \textbf{t}_{d(on)} \\ t_{f} \\ t_{f} \\ \hline \\ \textbf{Q}_{g(TOT)} \\ \hline \\ \textbf{Q}_{gg} \\ \hline \\ \textbf{Q}_{gd} \\ \hline \\ \hline \\ \textbf{Drain-Sol} \end{array}$	Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Gate to Source Charge Gate to Drain "Miller" Charge	$f = 1 \text{ MHz}$ $V_{DD} = 20 \text{ V}, \text{ I}_{D} = 23 \text{ A}$ $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{DD} = 20 \text{ V}$ $I_{D} = 23 \text{ A}$ $V_{GS} = 0 \text{ V}, \text{ I}_{S} = 23 \text{ A}$ (Note 2)	0.1	876 33 2.8 12 8 36 9 40 21 9	1230 52 6 22 16 58 18 56	pF pF Ω ns ns ns nc nC nC nC
$\begin{array}{c} C_{iss} \\ \hline C_{oss} \\ \hline C_{rss} \\ \hline R_g \\ \hline \textbf{Switching} \\ \hline \textbf{Switching} \\ \hline \textbf{t}_{d(on)} \\ \hline \textbf{t}_r \\ \hline \textbf{t}_{d(off)} \\ \hline \textbf{t}_f \\ \hline \textbf{Q}_{g(TOT)} \\ \hline \textbf{Q}_{gs} \\ \hline \textbf{Q}_{gd} \\ \hline \end{array}$	Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Gate to Source Charge Gate to Drain "Miller" Charge Urce Diode Characteristics	$f = 1 \text{ MHz}$ $V_{DD} = 20 \text{ V}, \text{ I}_{D} = 23 \text{ A}$ $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{DD} = 20 \text{ V}$ $I_{D} = 23 \text{ A}$ $V_{GS} = 0 \text{ V}, \text{ I}_{S} = 23 \text{ A}$ (Note 2)	0.1	876 33 2.8 12 8 36 9 40 21 9 5 5	1230 52 6 22 16 58 18 56 30	pF pF Ω ns ns ns nc nC nC nC

NOTES:

1. $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a. 60 °C/W when mounted on a 1 in² pad of 2 oz copper



b. 130 °C/W when mounted on a minimum pad of 2 oz copper

2. Pulse Test: Pulse Width < 300 $\mu s,$ Duty cycle < 2.0 %.


3. E_{AS} of 216 mJ is based on starting T_J = 25 °C, L = 3 mH, I_{AS} = 12 A, V_{DD} = 40 V, V_{GS} = 10 V. 100% tested at L = 0.1 mH, I_{AS} = 37 A.

4. Pulsed Id please refer to Fig 11 SOA graph for more details.


5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

FDMD8240LET40 Dual N-Channel PowerTrench[®] MOSFET

FDMD8240LET40 Dual N-Channel PowerTrench[®] MOSFET





©2016 Fairchild Semiconductor Corporation FDMD8240LET40 1.0



FDMD8240LET40 Dual N-Channel PowerTrench[®] MOSFET

©2016 Fairchild Semiconductor Corporation FDMD8240LET40 1.0





ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC