# **TJA1080**

# FlexRay transceiver

Rev. 02 — 12 July 2007

**Product data sheet** 

# 1. General description

The TJA1080 is a FlexRay transceiver, which is in line with the FlexRay electrical physical layer specification V2.1 Rev. A (see <u>Ref. 1</u>). It is primarily intended for communication systems from 1 Mbit/s to 10 Mbit/s, and provides an advanced interface between the protocol controller and the physical bus in a FlexRay network.

The TJA1080 can be configured to be used as an active star transceiver or as a node transceiver.

The TJA1080 provides differential transmit capability to the network and differential receive capability to the FlexRay controller. It offers excellent EMC performance as well as high ESD protection.

The TJA1080 actively monitors the system performance using dedicated error and status information (readable by any microcontroller), as well as internal voltage and temperature monitoring.

The TJA1080 supports the mode control as used in NXP Semiconductors TJA1054 (see Ref. 2) and TJA1041 (see Ref. 3) CAN transceivers.

#### 2. Features

# 2.1 Optimized for time triggered communication systems

- Data transfer up to 10 Mbit/s
- Usable for 14 V and 42 V powered systems
- Very low ElectroMagnetic Emission (EME) to support unshielded cable
- Differential receiver with high common-mode range for ElectroMagnetic Immunity (EMI)
- Transceiver can be used for linear passive bus topologies as well as active star topologies
- Auto I/O level adaptation to host controller supply voltage V<sub>IO</sub>
- Bus guardian interface included
- Automotive product qualification in accordance with AEC-Q100



NXP Semiconductors

TJA1080

FlexRay transceiver

# 2.2 Low power management

- Low power management including two inhibit switches
- Very low current in Sleep and Standby mode
- Wake-up via wake-up symbol on the bus lines (remote), negative edge on pin WAKE (local), and a positive edge on pin STBN if V<sub>IO</sub> is present
- Wake-up source recognition
- Automatic power-down (in Star-sleep mode) in star configuration

# 2.3 Diagnosis (detection and signalling)

- Overtemperature detection
- Short-circuit on bus lines
- V<sub>BAT</sub> power-on flag (first battery connection and cold start)
- Pin TXEN and pin BGE clamping
- Undervoltage detection on pins V<sub>BAT</sub>, V<sub>CC</sub> and V<sub>IO</sub>
- Wake source indication

#### 2.4 Protections

- Bus pins protected against 8 kV HBM ESD pulses
- Bus pins protected against transients in automotive environment (ISO 7637 class C compliant)
- Bus pins short-circuit proof to battery voltage (14 V and 42 V) and ground
- Fail-safe mode in case of an undervoltage on pins V<sub>BAT</sub>, V<sub>CC</sub> or V<sub>IO</sub>
- Passive behavior of bus lines in the event that transceiver is not powered

# 3. Quick reference data

Table 1. Quick reference data

| Symbol           | Parameter                              | Conditions                            | Min  | Тур | Max  | Unit |
|------------------|--|---------------------------------------|------|-----|------|------|
| $V_{BAT}$        | supply voltage on pin $V_{\text{BAT}}$ | no time limit                         | -0.3 | -   | +60  | V    |
|                  |  | operating range                       | 6.5  | -   | 60   | V    |
| $V_{CC}$         | supply voltage                         | no time limit                         | -0.3 | -   | +5.5 | V    |
|                  |  | operating range                       | 4.75 | -   | 5.25 | V    |
| $V_{BUF}$        | supply voltage on pin $V_{\text{BUF}}$ | no time limit                         | -0.3 | -   | +5.5 | V    |
|                  |  | operating range                       | 4.75 | -   | 5.25 | V    |
| $V_{IO}$         | supply voltage on pin $V_{\text{IO}}$  | no time limit                         | -0.3 | -   | +5.5 | V    |
|                  |  | operating range                       | 2.2  | -   | 5.25 | V    |
| $V_{TRXD0}$      | voltage on pin TRXD0                   |                                       | -0.3 | -   | +5.5 | V    |
| $V_{TRXD1}$      | voltage on pin TRXD1                   |                                       | -0.3 | -   | +5.5 | V    |
| $V_{BP}$         | voltage on pin BP                      |                                       | -60  | -   | +60  | V    |
| $V_{BM}$         | voltage on pin BM                      |                                       | -60  | -   | +60  | V    |
| I <sub>BAT</sub> | supply current on pin V <sub>BAT</sub> | low power modes in node configuration | -    | -   | 50   | μΑ   |
|                  |  | normal power modes                    | -    | -   | 1    | mA   |

FlexRay transceiver

Table 1. Quick reference data ... continued

|                 | Calon for one of the calon for |  |                |      |      |      |
|-----------------|--|--|----------------|------|------|------|
| Symbol          | Parameter  | Conditions   | Min            | Тур  | Max  | Unit |
| $I_{CC}$        | supply current   | low power modes  | <b>–1</b>      | 0    | +5   | μΑ   |
|                 |  | Normal mode; $V_{BGE} = 0 \text{ V}$ ; $V_{TXEN} = V_{IO}$ ; Receive-only mode; Star-idle mode                   | -              | -    | 15   | mA   |
|                 |  | Normal mode; $V_{BGE} = V_{IO}$ ; $V_{TXEN} = 0$ V; $V_{BUF}$ open   | [1] -          | -    | 35   | mA   |
|                 |  | Normal mode; $V_{BGE} = V_{IO}; V_{TXEN} = 0 \ V;$ $R_{bus} = \infty \ \Omega$                                   | -              | -    | 15   | mA   |
|                 |  | Star-transmit mode   | -              | -    | 62   | mA   |
|                 |  | Star-receive mode  | -              | -    | 42   | mA   |
| I <sub>IO</sub> | supply current on pin $V_{\text{IO}}$  | low power modes  | <b>–1</b>      | +1   | +5   | μΑ   |
|                 |  | Normal and<br>Receive-only mode;<br>V <sub>TXD</sub> = V <sub>IO</sub>   | -              | -    | 1000 | μΑ   |
| $V_{OH(dif)}$   | differential HIGH-level output voltage   | on pins BP and BM;<br>$40~\Omega < R_{bus} < 55~\Omega;$<br>$V_{CC} = V_{BUF} = 5~V$                             | 600            | 800  | 1200 | mV   |
| $V_{OL(dif)}$   | differential LOW-level output voltage  | on pins BP and BM;<br>$40~\Omega < R_{bus} < 55~\Omega;$<br>$V_{CC} = V_{BUF} = 5~V$                             | -1200          | -800 | -600 | mV   |
| $V_{IH(dif)}$   | differential HIGH-level input voltage  | on pins BP and BM;<br>normal power modes;<br>-10 V < V <sub>BP</sub> < +15 V;<br>-10 V < V <sub>BM</sub> < +15 V | 150            | 225  | 300  | mV   |
| $V_{IL(dif)}$   | differential LOW-level input voltage   | on pins BP and BM;<br>normal power modes;<br>-10 V < V <sub>BP</sub> < +15 V;<br>-10 V < V <sub>BM</sub> < +15 V | -300           | -225 | -150 | mV   |
| $T_{vj}$        | virtual junction temperature   |  | <u>[2]</u> –40 | -    | +150 | °C   |
|                 |  |  |                |      |      |      |

<sup>[1]</sup> Current flows from  $V_{CC}$  to  $V_{BUF}$ . This means that the maximum sum current  $I_{CC}$  +  $I_{BUF}$  is 35 mA.

# 4. Ordering information

Table 2. Ordering information


| Type number | Package | Package  |          |  |  |  |  |  |  |  |
|-------------|---------|--|----------|--|--|--|--|--|--|--|
|             | Name    | Description  | Version  |  |  |  |  |  |  |  |
| TJA1080TS   | SSOP20  | plastic shrink small outline package; 20 leads; body with 5.3 mm | SOT339-1 |  |  |  |  |  |  |  |
| TJA1080TS/N |         |  |          |  |  |  |  |  |  |  |

TJA1080\_2 © NXP B.V. 2007. All rights reserved.

<sup>[2]</sup> In accordance with IEC 60747-1. An alternative definition of virtual junction temperature  $T_{vj}$  is:  $T_{vj} = T_{amb} + TD \times R_{th(j-a)}$ , where  $R_{th(j-a)}$  is a fixed value to be used for the calculation of  $T_{vj}$ . The rating for  $T_{vj}$  limits the allowable combinations of power dissipation (P) and ambient temperature ( $T_{amb}$ ).

FlexRay transceiver


# 5. Block diagram



FlexRay transceiver

# 6. Pinning information

# 6.1 Pinning



# 6.2 Pin description

Table 3. Pin description

| Symbol                                | Pin | Туре | Description   |
|---------------------------------------|-----|------|---|
| INH2                                  | 1   | 0    | inhibit 2 output for switching external voltage regulator                           |
| INH1                                  | 2   | 0    | inhibit 1 output for switching external voltage regulator                           |
| EN                                    | 3   | I    | enable input; when HIGH enabled; internal pull-down                                 |
| $V_{IO}$                              | 4   | Р    | supply voltage for V <sub>IO</sub> voltage level adaptation                         |
| TXD                                   | 5   | I    | transmit data input; internal pull-down   |
| TXEN                                  | 6   | I    | transmitter enable input; when HIGH transmitter disabled; internal pull-up          |
| RXD                                   | 7   | 0    | receive data output   |
| BGE                                   | 8   | I    | bus guardian enable input; when LOW transmitter disabled; internal pull-down        |
| STBN                                  | 9   | I    | standby input; when LOW low power mode; internal pull-down                          |
| TRXD1                                 | 10  | I/O  | data bus line 1 for inner star connection   |
| TRXD0                                 | 11  | I/O  | data bus line 0 for inner star connection   |
| RXEN                                  | 12  | 0    | receive data enable output; when LOW bus activity detected                          |
| ERRN                                  | 13  | 0    | error diagnoses output; when LOW error detected                                     |
| $V_{BAT}$                             | 14  | Р    | battery supply voltage  |
| WAKE                                  | 15  | I    | local wake-up input; internal pull-up or pull-down (depends on voltage at pin WAKE) |
| GND                                   | 16  | Р    | ground  |
| BM                                    | 17  | I/O  | bus line minus  |
| BP                                    | 18  | I/O  | bus line plus   |
| $V_{CC}$                              | 19  | Р    | supply voltage (+5 V)   |
| $V_{BUF}$                             | 20  | Р    | buffer supply voltage   |
| · · · · · · · · · · · · · · · · · · · | · · | · ·  |   |

NXP Semiconductors

TJA1080

FlexRay transceiver

# . Functional description

The block diagram of the total transceiver is illustrated in Figure 1.

# 7.1 Operating configurations

# 7.1.1 Node configuration

In node configuration the transceiver operates as a stand-alone transceiver.

The transceiver can be configured as node by connecting pins TRXD0 and TRXD1 to ground during a power-on situation (PWON flag is set). The configuration will be latched when the PWON flag is reset, see Section 7.7.4 "Power-on flag".

The following operating modes are selectable:

- Normal (normal power mode)
- Receive-only (normal power mode)
- Standby (low power mode)
- Go-to-sleep (low power mode)
- Sleep (low power mode)

#### 7.1.2 Star configuration

In star configuration the transceiver operates as a branch of a FlexRay active star.

The transceiver can be configured as star by connecting pin TRXD0 or TRXD1 to  $V_{BUF}$  during a PWON situation (PWON flag is set). The configuration will be latched when the PWON flag is reset, see Section 7.7.4 "Power-on flag".

It is possible to redirect data from one branch to other branches via the inner bus. It is also possible to send data to all branches via pin TXD, if pins TXEN and BGE have the correct polarity.

The following operating modes are available:

- Star-idle (normal power mode)
- Star-transmit (normal power mode)
- Star-receive (normal power mode)
- Star-sleep (low power mode)
- Star-standby (low power mode)
- Star-locked (normal power mode)

In the star configuration all modes are autonomously controlled by the transceiver, except in the case of a wake-up.

NXP Semiconductors

TJA1080

FlexRay transceiver

### 7.1.3 Bus activity and idle detection

The following mechanisms for activity and idle detection are valid for node and star configurations in normal power modes:

- If the absolute differential voltage on the bus lines is higher than |V<sub>i(dif)det(act)</sub>| for t<sub>det(act)(bus)</sub>, then activity is detected on the bus lines and pin RXEN is switched to LOW which results in pin RXD being released:
  - If, after bus activity detection, the differential voltage on the bus lines is higher than V<sub>IH(dif)</sub>, pin RXD will go HIGH
  - If, after bus activity detection, the differential voltage on the bus lines is lower than V<sub>IL(dif)</sub>, pin RXD will go LOW
- If the absolute differential voltage on the bus lines is lower than |V<sub>i(dif)det(act)</sub>| for t<sub>det(idle)(bus)</sub>, then idle is detected on the bus lines and pin RXEN is switched to HIGH. This results in pin RXD being blocked (pin RXD is switched to HIGH or stays HIGH)

Additionally, in star configuration, activity and idle can be detected (see <u>Figure 5</u> for state transitions due to activity/idle detection in star configuration):

- If pin TXEN is LOW for longer than t<sub>det(act)(TXEN)</sub>, activity is detected on pin TXEN
- If pin TXEN is HIGH for longer than t<sub>det(idle)(TXEN)</sub>, idle is detected on pin TXEN
- If pin TRXD0 or TRXD1 is LOW for longer than  $t_{det(act)(TRXD)}$ , activity is detected on pins TRXD0 and TRXD1
- If pin TRXD0 and TRXD1 is HIGH for longer than t<sub>det(idle)(TRXD)</sub>, idle is detected on pins TRXD0 and TRXD1

#### 7.2 Operating modes in node configuration

The TJA1080 provides two control pins STBN and EN in order to select one of the modes of operation in node configuration. See <u>Table 4</u> for a detailed description of the pin signalling in node configuration, and <u>Figure 3</u> for the timing diagram.

All modes are directly controlled via pins EN and STBN unless an undervoltage situation is present.

If V<sub>IO</sub> and (V<sub>BLIF</sub> or V<sub>BAT</sub>) are within their operating range, pin ERRN indicates error flag.


Table 4. Pin signalling in node configuration

|              | 3          | 9    |                    |            |                    |                                  |                    |                |             |       |         |
|--------------|------------|------|--------------------|------------|--------------------|----------------------------------|--------------------|----------------|-------------|-------|---------|
| Mode         | de STBN EN |      | ERRN[1]            |            | RXEN               |                                  | RXD                |                | Transmitter | INH1  | INH2    |
|              |            |      | LOW                | HIGH       | LOW                | HIGH                             | LOW                | HIGH           |             |       |         |
| Normal       | HIGH       | HIGH | error flag         | error flag | bus                | bus                              | bus                | bus            | enabled     | HIGH  | HIGH    |
| Receive-only | HIGH       | LOW  | set                | reset      | activity           | idle                             | DATA_0             | DATA_1 or idle | disabled    |       |         |
| Go-to-sleep  | LOW        | HIGH | error flag         | error flag | wake flag          | wake                             | wake flag          | wake           |             |       | float[4 |
| Standby      | LOW        | LOW  | set <sup>[2]</sup> | reset      | set <sup>[2]</sup> | eet <sup>[2]</sup> flag<br>reset | set <sup>[3]</sup> | flag<br>reset  |             |       |         |
| Sleep        | LOW        | Χ    |                    |            |                    |                                  |                    |                |             | float | float   |

- [1] Pin ERRN provides a serial interface for retrieving diagnostic information.
- [2] Valid if V<sub>IO</sub> and V<sub>BUF</sub> or V<sub>BAT</sub> are present.
- [3] Valid if V<sub>IO</sub> and V<sub>BUF</sub> are present.
- [4] If wake flag is not set.


TJA1080\_2 © NXP B.V. 2007. All rights reserved

FlexRay transceiver



The state diagram in node configuration is illustrated in Figure 4.

FlexRay transceiver



The state transitions are represented with numbers, which correspond with the numbers in the last column of Table 5 to Table 8.

Semiconductors

Table 5. State transitions forced by EN and STBN (node configuration)

| Transition   | Direction to | Transition | Pin             |                 | Flag                           |                                |                                |         |                         | Note  |
|--------------|--------------|------------|-----------------|-----------------|--------------------------------|--------------------------------|--------------------------------|---------|-------------------------|-------|
| from mode    | mode         | number     | STBN            | EN              | UV <sub>VIO</sub>              | UV <sub>VBAT</sub>             | UV <sub>VCC</sub>              | PWON    | Wake                    |       |
| Normal       | Receive-only | 1          | Н               | $\rightarrow$ L | cleared                        | cleared                        | cleared                        | cleared | cleared                 |       |
|              | Go-to-sleep  | 2          | $\rightarrow$ L | Н               | cleared                        | cleared                        | cleared                        | cleared | cleared                 |       |
|              | Standby      | 3          | $\rightarrow$ L | $\rightarrow$ L | cleared                        | cleared                        | cleared                        | cleared | cleared                 | [1    |
| Receive-only | Normal       | 4          | Н               | $\rightarrow$ H | cleared                        | cleared                        | cleared                        | Χ       | X                       |       |
|              | Go-to-sleep  | 5          | $\rightarrow$ L | $\rightarrow$ H | cleared                        | cleared                        | cleared                        | Χ       | X                       |       |
|              | Standby      | 6          | $\rightarrow$ L | L               | cleared                        | cleared                        | cleared                        | Χ       | X                       |       |
| Standby      | Normal       | 7          | $\rightarrow$ H | $\rightarrow$ H | cleared                        | cleared                        | $2 \rightarrow \text{cleared}$ | Χ       | $1 \rightarrow cleared$ | [2][3 |
|              | Receive-only | 8          | $\rightarrow$ H | L               | cleared                        | cleared                        | $2 \rightarrow \text{cleared}$ | Χ       | $1 \rightarrow set$     | [2][3 |
|              | Go-to-sleep  | 9          | L               | $\rightarrow$ H | cleared                        | cleared                        | X                              | Χ       | X                       |       |
| Go-to-sleep  | Normal       | 10         | $\rightarrow$ H | Н               | cleared                        | cleared                        | cleared                        | Χ       | $1 \rightarrow cleared$ | [2][4 |
|              | Receive-only | 11         | $\rightarrow$ H | $\rightarrow$ L | cleared                        | cleared                        | cleared                        | Х       | $1 \rightarrow set$     | [2][4 |
|              | Standby      | 12         | L               | $\rightarrow$ L | cleared                        | cleared                        | X                              | Х       | X                       | [4    |
|              | Sleep        | 13         | L               | Н               | cleared                        | cleared                        | Х                              | Χ       | cleared                 | [5    |
| Sleep        | Normal       | 14         | $\rightarrow$ H | Н               | $2 \rightarrow \text{cleared}$ | $2 \rightarrow \text{cleared}$ | $2 \rightarrow \text{cleared}$ | Χ       | $1 \rightarrow cleared$ | [2][3 |
|              | Receive-only | 15         | $\rightarrow$ H | L               | $2 \rightarrow cleared$        | $2 \rightarrow \text{cleared}$ | $2 \rightarrow cleared$        | Χ       | $1 \rightarrow set$     | [2][3 |

<sup>[1]</sup> STBN must be set to LOW 60 μs after EN.

<sup>[2]</sup> Positive edge on pin STBN sets the wake flag. In the case of a transition to Normal mode the wake flag is immediately cleared.

<sup>[3]</sup> Setting the wake flag clears the  $UV_{VIO}$ ,  $UV_{VBAT}$  and  $UV_{VCC}$  flag.

<sup>[4]</sup> Hold time of go-to-sleep is less than the minimum hold time.

<sup>[5]</sup> Hold time of go-to-sleep becomes greater than the minimum hold time.

Semiconductors

Table 6. State transitions forced by a wake-up (node configuration)

| Transition  | Direction to | Transition | Pin  |    | Flag              |                         |                                |                                |      | Note       |
|-------------|--------------|------------|------|----|-------------------|-------------------------|--------------------------------|--------------------------------|------|------------|
| from mode   | mode         | number     | STBN | EN | Wake              | UV <sub>VIO</sub>       | UV <sub>VBAT</sub>             | UV <sub>VCC</sub>              | PWON |            |
| Standby     | Normal       | 16         | Н    | Н  | $\rightarrow$ set | cleared                 | cleared                        | $1 \to cleared$                | Χ    | <u>[1]</u> |
|             | Receive-only | 17         | Н    | L  | $\rightarrow$ set | cleared                 | cleared                        | $1 \to cleared$                | Χ    | <u>[1]</u> |
|             | Go-to-sleep  | 18         | L    | Н  | $\rightarrow$ set | cleared                 | cleared                        | $1 \to cleared$                | Χ    | <u>[1]</u> |
|             | Standby      | 19         | L    | L  | $\rightarrow$ set | cleared                 | cleared                        | $1 \rightarrow \text{cleared}$ | Χ    | <u>[1]</u> |
| Go-to-sleep | Normal       | 20         | Н    | Н  | $\rightarrow$ set | cleared                 | cleared                        | $1 \to cleared$                | Χ    | <u>[1]</u> |
|             | Receive-only | 21         | Н    | L  | $\rightarrow$ set | cleared                 | cleared                        | $1 \to cleared$                | Χ    | <u>[1]</u> |
|             | Standby      | 22         | L    | L  | $\rightarrow$ set | cleared                 | cleared                        | $1 \to cleared$                | Χ    | <u>[1]</u> |
|             | Go-to-sleep  | 23         | L    | Н  | $\rightarrow$ set | cleared                 | cleared                        | $1 \to cleared$                | Χ    | <u>[1]</u> |
| Sleep       | Normal       | 24         | Н    | Н  | $\rightarrow$ set | $1 \rightarrow cleared$ | $1 \rightarrow cleared$        | $1 \rightarrow cleared$        | Χ    | [1][2]     |
|             | Receive-only | 25         | Н    | L  | $\rightarrow$ set | $1 \rightarrow cleared$ | $1 \rightarrow cleared$        | $1 \rightarrow cleared$        | Χ    | [1][2]     |
|             | Standby      | 26         | L    | L  | $\rightarrow$ set | $1 \rightarrow cleared$ | $1 \rightarrow \text{cleared}$ | $1 \rightarrow \text{cleared}$ | Χ    | <u>[1]</u> |
|             | Go-to-sleep  | 27         | L    | Н  | $\rightarrow$ set | $1 \rightarrow cleared$ | $1 \rightarrow cleared$        | $1 \rightarrow cleared$        | Χ    | [1][2]     |

<sup>[1]</sup> Setting the wake flag clears the  $UV_{VIO}$ ,  $UV_{VBAT}$  and  $UV_{VCC}$  flag.

<sup>[2]</sup> Transition via Standby mode.

Semiconductors

| Transition from | Direction to | Transition | Flag              |                    |                   |         |                         | Note  |
|-----------------|--------------|------------|-------------------|--------------------|-------------------|---------|-------------------------|-------|
| mode            | mode         | number     | UV <sub>VIO</sub> | UV <sub>VBAT</sub> | UV <sub>VCC</sub> | PWON    | Wake                    |       |
| Normal          | Sleep        | 28         | $\rightarrow$ set | cleared            | cleared           | cleared | cleared                 | [1    |
|                 | Sleep        | 29         | cleared           | $\rightarrow$ set  | cleared           | cleared | cleared                 | [1    |
|                 | Standby      | 30         | cleared           | cleared            | $\rightarrow$ set | cleared | cleared                 | [1    |
| Receive-only    | Sleep        | 31         | $\rightarrow$ set | cleared            | cleared           | Χ       | $1 \rightarrow cleared$ | [1    |
|                 | Sleep        | 32         | cleared           | $\rightarrow$ set  | cleared           | Χ       | $1 \rightarrow cleared$ | [1    |
|                 | Standby      | 33         | cleared           | cleared            | $\rightarrow$ set | Χ       | $1 \rightarrow cleared$ | [1    |
| Go-to-sleep     | Sleep        | 34         | $\rightarrow$ set | cleared            | cleared           | Χ       | $1 \rightarrow cleared$ | [1    |
|                 | Sleep        | 35         | cleared           | $\rightarrow$ set  | cleared           | Χ       | $1 \rightarrow cleared$ | [1    |
| Standby         | Sleep        | 36         | $\rightarrow$ set | cleared            | Х                 | X       | $1 \rightarrow cleared$ | [1][2 |
|                 | Sleep        | 37         | cleared           | $\rightarrow$ set  | Х                 | Χ       | $1 \rightarrow cleared$ | [1][3 |

<sup>[1]</sup>  $UV_{VIO}$ ,  $UV_{VBAT}$  or  $UV_{VCC}$  detected clears the wake flag.

<sup>[2]</sup> UV<sub>VIO</sub> overrules UV<sub>VCC</sub>.

<sup>[3]</sup> UV<sub>VBAT</sub> overrules UV<sub>VCC</sub>.

Semiconductors

| Transition | Direction to | Transition | Pin  |    | Flag                  |                       |                              |      |                         | Note  |
|------------|--------------|------------|------|----|-----------------------|-----------------------|------------------------------|------|-------------------------|-------|
| from mode  | mode         | number     | STBN | EN | UV <sub>VIO</sub>     | UV <sub>VBAT</sub>    | UV <sub>VCC</sub>            | PWON | Wake                    |       |
| Standby    | Normal       | 38         | Н    | Н  | cleared               | cleared               | $\rightarrow \text{cleared}$ | Χ    | X                       | [1    |
|            | Receive-only | 39         | Н    | L  | cleared               | cleared               | $\rightarrow$ cleared        | Χ    | X                       | [1    |
| Sleep      | Normal       | 40         | Н    | Н  | cleared               | ightarrow cleared     | cleared                      | Χ    | $1 \rightarrow cleared$ | [2][3 |
|            | Normal       | 41         | Н    | Н  | $\rightarrow$ cleared | cleared               | cleared                      | Χ    | X                       | [4    |
|            | Receive-only | 42         | Н    | L  | cleared               | ightarrow cleared     | cleared                      | Χ    | $1 \rightarrow set$     | [2][3 |
|            | Receive-only | 43         | Н    | L  | $\rightarrow$ cleared | cleared               | cleared                      | Χ    | X                       | [4    |
|            | Standby      | 44         | L    | L  | cleared               | ightarrow cleared     | cleared                      | Χ    | $1 \rightarrow set$     | [2][3 |
|            | Sleep        | 45         | L    | Χ  | $\rightarrow$ cleared | cleared               | cleared                      | Χ    | cleared                 | [4    |
|            | Go-to-sleep  | 46         | L    | Н  | cleared               | $\rightarrow$ cleared | cleared                      | Χ    | $1 \rightarrow set$     | [2][3 |
|            | Sleep        | 47         | L    | X  | $\rightarrow$ cleared | cleared               | cleared                      | X    | cleared                 | [4    |

<sup>[1]</sup> Recovery of UV<sub>VCC</sub> flag.

<sup>[2]</sup> Recovery of UV<sub>VBAT</sub> flag.

<sup>[3]</sup> Clearing the UV<sub>VBAT</sub> flag sets the wake flag. In the case of a transition to Normal mode the wake flag is immediately cleared.

<sup>[4]</sup> Recovery of UV<sub>VIO</sub> flag.

# FlexRay transceiver

#### 7.2.1 Normal mode

In Normal mode the transceiver is able to transmit and receive data via the bus lines BP and BM. The output of the normal receiver is directly connected to pin RXD.

The transmitter behavior in Normal mode of operation, with no time-out present on pins TXEN and BGE and the temperature flag not set is given in Table 9.

In this mode pins INH1 and INH2 are set HIGH.

Table 9. Transmitter function table

| BGE | TXEN | TXD | Transmitter   |
|-----|------|-----|---|
| L   | Χ    | Χ   | transmitter is disabled   |
| Χ   | Н    | Χ   | transmitter is disabled   |
| Н   | L    | Н   | transmitter is enabled; the bus lines are actively driven; BP is driven HIGH and BM is driven LOW |
| Н   | L    | L   | transmitter is enabled; the bus lines are actively driven; BP is driven LOW and BM is driven HIGH |

### 7.2.2 Receive-only mode

In Receive-only mode the transceiver can only receive data. The transmitter is disabled, regardless of the voltages on pins BGE and TXEN.

In this mode pins INH1 and INH2 are set HIGH.

## 7.2.3 Standby mode

In Standby mode the transceiver has entered a low power mode which means very low current consumption. In the Standby mode the device is not able to transmit or receive data and the low power receiver is activated to monitor for bus wake-up patterns.

Standby mode can be entered if the correct polarity is applied to pins EN and STBN (see Figure 4 and Table 5) or an undervoltage is present on pin  $V_{CC}$ ; see Figure 4.

In this mode the transceiver can be switched to any other mode if no undervoltage is present on pins  $V_{\text{IO}}$  and  $V_{\text{BAT}}$ .

Pin INH1 is set to HIGH. If the wake flag is set, pin INH2 is set to HIGH and pins RXEN and RXD are set to LOW, otherwise pin INH2 is floating and pins RXEN and RXD are set to HIGH; see Section 7.5.

## 7.2.4 Go-to-sleep mode

In this mode the transceiver behaves as in Standby mode. If this mode is selected for a longer time than the go-to-sleep hold time parameter (minimum hold time) and the wake flag has been previously cleared, the transceiver will enter Sleep mode, regardless of the voltage on pin EN.

NXP Semiconductors

TJA1080

FlexRay transceiver

### 7.2.5 Sleep mode

In Sleep mode the transceiver has entered a low power mode. The only difference with Standby mode is that pin INH1 is also set floating. Sleep mode is also entered if the  $UV_{VIO}$  or  $UV_{VBAT}$  flag is set.

In this mode the transceiver can be switched to any other mode if no undervoltage is present on pins  $V_{IO}$ ,  $V_{CC}$  and  $V_{BAT}$ . In case of an undervoltage on pin  $V_{CC}$  or  $V_{BAT}$  while  $V_{IO}$  is present, the wake flag is set by a positive edge on pin STBN.

The undervoltage flags will be reset by setting the wake flag, and therefore the transceiver will enter the mode indicated on pins EN and STBN if  $V_{IO}$  is present.

A detailed description of the wake-up mechanism is given in Section 7.5.

# 7.3 Operating modes in star configuration

In star configuration mode control via pins EN and STBN is not possible. The transceiver autonomously controls the operating modes except in the case of wake-up.

The timing diagram of a transceiver configured in star configuration is illustrated in <u>Figure 6</u>. The state diagram in star configuration is illustrated in <u>Figure 5</u>. A detailed description of the pin signalling in star configuration is given in <u>Table 10</u>.

If  $V_{IO}$  and  $(V_{BUF}$  or  $V_{BAT})$  are within their operating range, pin ERRN will indicate the error flag.

Table 10. Pin signalling in star configuration

| Mode          | TRXD0 /<br>TRXD1                              | ERRN[1]            |                     | RXEN            |           | RXD                |               | Transmitter | INH1  | INH2  |
|---------------|---|--------------------|---------------------|-----------------|-----------|--------------------|---------------|-------------|-------|-------|
|               |   | LOW                | HIGH                | LOW             | HIGH      | LOW                | HIGH          |             |       |       |
| Star-transmit | output <sup>[2]</sup><br>input <sup>[3]</sup> | error flag<br>set  | error flag<br>reset | bus<br>activity | bus idle  | bus<br>DATA_0      | bus<br>DATA_1 | enabled     | HIGH  | HIGH  |
| Star-receive  | output  |                    |                     |                 |           |                    | or idle       | disabled    |       |       |
| Star-idle     | input   |                    |                     |                 |           |                    |               |             |       |       |
| Star-locked   | input   |                    |                     |                 |           |                    |               |             |       |       |
| Star-standby  | input   | error flag         | error flag          | wake flag       | wake flag | wake flag          | wake flag     |             |       |       |
| Star-sleep    | input   | set <sup>[4]</sup> | reset               | set[4]          | reset     | set <sup>[5]</sup> | reset         |             | float | float |

<sup>[1]</sup> Pin ERRN provides a serial interface for retrieving diagnostic information.

Pin BGE must be HIGH in order to enable the transmitter via pin TXEN. If pin BGE is LOW, it is not possible to activate the transmitter via pin TXEN. If pin TXEN is not used (no controller connected to the transceiver), it has to be connected to pin GND in order to prevent TXEN activity detection.

In all normal modes pin RXD is connected to the output of the normal mode receiver and therefore represents the data on the bus lines.


<sup>[2]</sup> TRXD lines switched as output if TXEN activity is the initiator for Star-transmit mode.

<sup>[3]</sup> TRXD lines are switched as input if TRXD activity is the initiator for Star-transmit mode.

<sup>[4]</sup> Valid if  $V_{IO}$  and  $(V_{BUF}$  or  $V_{BAT})$  are present.

<sup>[5]</sup> Valid if V<sub>IO</sub> and V<sub>BUF</sub> are present.


#### FlexRay transceiver



TJA1080\_2 © NXP B.V. 2007. All rights reserved.

**TJA1080 NXP Semiconductors** 

FlexRay transceiver



output. TRXDOUT LOW means TRXD lines switched as input.

Timing diagram in star configuration Fig 6.

### 7.3.1 Star-idle mode

This mode is entered if one of the following events occurs:

- From Star-receive mode and Star-transmit mode if idle is detected on the bus lines, on pin TXEN and on pins TRXD0 and TRXD1.
- If the transceiver is in Star-locked mode and idle is detected on the bus lines and pin TXEN for longer than  $t_{to(locked-idle)}$ .
- If the transceiver is in Star-standby mode and the wake flag is set or no undervoltage is present.
- If the transceiver is in Star-sleep mode and the wake flag is set, the transceiver enters Star-idle mode in order to obtain a stable starting point (no glitches on the bus lines etc.).

In Star-idle mode the transceiver monitors pins TXEN, TRXD0 and TRXD1 and the bus lines for activity. In this mode the transmitter is disabled.

# FlexRay transceiver

#### 7.3.2 Star-transmit mode

This mode is entered if one of the following events occur:

- If the transceiver is in Star-idle mode and activity is detected on pin TXEN.
- If the transceiver is in Star-idle mode and activity is detected on pins TRXD0 and TRXD1.

In Star-transmit mode the transmitter is enabled and the transceiver can transmit data on the bus lines and on the TRXD lines. It transmits the data received on pins TXD or TRXD0 and TRXD1, depending on where activity is detected:

- If activity is detected on the TRXD lines, the transceiver transmits data from pins TRXD0 and TRXD1 to the bus.
- If activity is detected on the TXEN, the transceiver transmits data from pin TXD to the bus and to the TRXD lines.

# 7.3.3 Star-receive mode

This mode is entered if the transceiver is in Star-idle mode and activity has been detected on the bus lines.

In Star-receive mode the transceiver transmits data received on the bus via the TRXD0 and TRXD1 lines to other transceivers connected to the TRXD lines. The transmitter is always disabled. RXD, which represents the data on the bus lines, is output at TRXD0 and TRXD1.

#### 7.3.4 Star-standby mode

This mode is entered if one of the following events occur:

- From Star-idle, Star-transmit or Star-receive modes if the wake flag is set and an undervoltage on pin V<sub>CC</sub> is present for longer than t<sub>to(uv)(VCC)</sub>.
- If the PWON flag is set.

In Star-standby mode the transceiver has entered a low power mode. In this mode the current consumption is as low as possible to prevent discharging the capacitor at pin  $V_{\rm BUF}$ .

If pins  $V_{IO}$  and  $V_{BUF}$  are within their operating range, pins RXD and RXEN will indicate the wake flag.

# FlexRay transceiver

### 7.3.5 Star-sleep mode

This mode is entered if one of the following events occur:

- From any mode if an undervoltage on pin V<sub>CC</sub> is present for longer than t<sub>det(uv)(VCC)</sub>.
- If the transceiver is in Star-idle mode and no activity is detected on the bus lines and pins TXEN, TRXD0 and TRXD1 for longer than t<sub>to(idle-sleep)</sub>.
- If Star-locked mode is active for longer than tto(locked-sleep)-

In Star-sleep mode the transceiver has entered a low power mode. In this mode the current consumption is as low as possible to prevent the car battery from discharging. The inhibit switches are switched off.

In this mode the wake flag wakes the transceiver. A detailed description of the wake-up mechanism is given in Section 7.5.

If pins  $V_{\text{IO}}$  and  $V_{\text{BUF}}$  are within their operating range, pins RXD and RXEN will indicate the wake flag.

#### 7.3.6 Star-locked mode

This mode is entered if one of the following events occur:

- If the transceiver is in Star-transmit mode and activity on pin TXEN is detected for longer than t<sub>to(tx-locked)</sub>.
- If the transceiver is in Star-receive mode and activity is detected on the bus lines for longer than t<sub>to(rx-locked)</sub>.

This mode is a fail-silent mode and in this mode the transmitter is disabled.

### 7.4 Start-up

At power-up  $V_{BAT}$  should be supplied first. When  $V_{BAT}$  reaches 6.5 V,  $V_{CC}$  and  $V_{IO}$  may be switched on with a delay of at least 60  $\mu s$  with respect to  $V_{BAT}$ .

#### 7.4.1 Node configuration

Node configuration can be selected by applying a voltage lower than  $0.3V_{BUF}$  to pins TRXD0 and TRXD1 during power-on. Node configuration is latched by resetting the PWON flag while the voltage on pins TRXD0 and TRXD1 is lower than  $0.3V_{BUF}$ ; see Section 7.7.4 for (re)setting the PWON flag.

# 7.4.2 Star configuration

Star configuration can be selected by applying a voltage higher than  $0.7V_{BUF}$  to pins TRXD0 or TRXD1 during power-on. Star configuration is latched by resetting the PWON flag while one of the voltages on pins TRXD0 or TRXD1 is higher than  $0.7V_{BUF}$ . See Section 7.7.4 for (re)setting the PWON flag. In this case the transceiver goes from Star-standby mode to Star-idle mode.

NXP Semiconductors

TJA1080

FlexRay transceiver

# 7.5 Wake-up mechanism

# 7.5.1 Node configuration

In Sleep mode (pins INH1 and INH2 are switched off), the transceiver will enter Standby mode or Go-to-sleep mode (depending on the value at pin EN), if the wake flag is set. Consequently, pins INH1 and INH2 are switched on.

If no undervoltage is present on pins  $V_{IO}$  and  $V_{BAT}$ , the transceiver switches immediately to the mode indicated on pins EN and STBN.


In Standby, Go-to-sleep and Sleep mode pins RXD and RXEN are driven LOW if the wake flag is set.

# 7.5.2 Star configuration

In Star-sleep mode (pins INH1 and INH2 are switched off), the transceiver will enter Star-idle mode (pins INH1 and INH2 are switched on) if the wake flag is set. After entering Star-idle mode the transceiver monitors for activity to choose the appropriate mode transition (see Figure 5).

### 7.5.3 Bus wake-up

Bus wake-up is detected if two consecutive DATA\_0 of at least  $t_{det(wake)DATA_0}$  separated by an idle or DATA\_1 of at least  $t_{det(wake)idle}$ , followed by an idle or DATA\_1 of at least  $t_{det(wake)idle}$  are present on the bus lines within  $t_{det(wake)tot}$ .




FlexRay transceiver

### 7.5.4 Local wake-up via pin WAKE

If the voltage on pin WAKE is lower than  $V_{th(det)(WAKE)}$  for longer than  $t_{wake(WAKE)}$  (falling edge on pin WAKE) a local wake-up event on pin WAKE is detected. At the same time, the biasing of this pin is switched to pull-down.

If the voltage on pin WAKE is higher than  $V_{th(det)(WAKE)}$  for longer than  $t_{wake(WAKE)}$ , the biasing of this pin is switched to pull-up, and no local wake-up will be detected.



#### 7.6 Fail silent behavior

In order to be fail silent, undervoltage detection and a reset mechanism for the digital state machine is implemented.

If an undervoltage is detected on pins  $V_{CC}$ ,  $V_{IO}$  and/or  $V_{BAT}$ , the transceiver will enter a low power mode. This ensures a passive and defined behavior of the transmitter and receiver in case of an undervoltage detection.

In the region between the minimum operating voltage and the undervoltage detection threshold, the principle function of the transmitter and receiver is maintained. However, in this region parameters (e.g. thresholds and delays of the transmitter and receiver) may deviate from the range specified for the operating range.

The digital state machine is supplied out of  $V_{CC}$ ,  $V_{IO}$  or  $V_{BAT}$ , dependent on which voltage is available. Therefore, the digital state machine remains properly supplied as long as one supply voltage ( $V_{CC}$ ,  $V_{IO}$  or  $V_{BAT}$ ) is available.

If the voltage on all pins  $V_{CC}$ ,  $V_{IO}$  and  $V_{BAT}$  breaks down, a reset signal will be given to the digital state machine as soon as the internal supply voltage for the digital state machine is not sufficient for proper operation of the state machine. This ensures a passive and defined behavior of the digital state machine in case of an overall supply voltage breakdown.

# FlexRay transceiver

# 7.6.1 V<sub>BAT</sub> undervoltage

- Node configuration: If the UV<sub>VBAT</sub> flag is set the transceiver will enter Sleep mode (pins INH1 and INH2 are switched off) regardless of the voltage present on pins EN and STBN. If the undervoltage recovers the wake flag will be set and the transceiver will enter the mode determined by the voltages on pins EN and STBN.
- Star configuration: The TJA1080 in star configuration is able to transmit and receive data as long as V<sub>CC</sub> and V<sub>IO</sub> are within their operating range, regardless of the undervoltage on V<sub>BAT</sub>.

# 7.6.2 V<sub>CC</sub> undervoltage

- Node configuration: If the UV<sub>VCC</sub> flag is set the transceiver will enter the Standby mode (pin INH2 is switched off) regardless of the voltage present on pins EN and STBN. If the undervoltage recovers or the wake flag is set mode switching via pins EN and STBN is possible.
- Star configuration: If the UV<sub>VCC</sub> flag is set the transceiver will enter the Star-sleep mode.

# 7.6.3 V<sub>IO</sub> undervoltage

- Node configuration: If the voltage on pin V<sub>IO</sub> is lower than V<sub>uvd(VIO)</sub> (even if the UV<sub>VIO</sub> flag is reset) pins EN, STBN, TXD and BGE are set LOW (internally) and pin TXEN is set HIGH (internally). If the UV<sub>VIO</sub> flag is set the transceiver will enter Sleep mode (pins INH1 and INH2 are switched off). If the undervoltage recovers or the wake flag is set, mode switching via pins EN and STBN is possible.
- Star configuration: If an undervoltage is present on pin V<sub>IO</sub> (even if the UV<sub>VIO</sub> flag is reset) pins EN, STBN, TXD and BGE are set LOW (internally) and pin TXEN is set HIGH (internally). If the V<sub>IO</sub> undervoltage flag is set, pin INH1 is switched off. If an undervoltage is present on pin V<sub>IO</sub> and V<sub>CC</sub> is within the operating range, the TJA1080 will forward the received data on TRXD or bus lines to all other branches.

#### 7.7 Flags

#### 7.7.1 Local wake-up source flag

The local wake-up source flag can only be set in a low power mode. When a wake-up event on pin WAKE is detected (see <u>Section 7.5.4</u>) it sets the local wake-up source flag. The local wake-up source flag is reset by entering a low power mode.

### 7.7.2 Remote wake-up source flag

The remote wake-up source flag can only be set in a low power mode. When a bus wake-up event is detected on the bus lines (see <u>Section 7.5.3</u>) it sets the remote wake-up source flag. The remote wake-up source flag is reset by entering a low power mode.

# FlexRay transceiver

### 7.7.3 Wake flag

The wake flag is set if one of the following events occurs:

- The local or remote wake-up source flag is set (edge sensitive)
- A positive edge is detected on pin STBN if V<sub>IO</sub> is present
- Recovery of the UV<sub>VBAT</sub> flag (only in node configuration)
- By recognizing activity on pins TRXD0 and TRXD1 (only in star configuration)

In node configuration the wake flag is reset by entering Normal mode, a low power mode or setting one of the undervoltage flags. In star configuration the wake flag is reset by entering a low power mode or by recovery of the  $UV_{VCC}$  signal (without  $t_{rec(uv)(VCC)}$ ).

#### 7.7.4 Power-on flag

The PWON flag is set if the internal supply voltage for the digital part becomes higher than the lowest value it needs to operate. In node configuration, entering Normal mode resets the PWON flag. In star configuration the PWON flag is reset when the UV<sub>VCC</sub> signal goes LOW (no undervoltage detected).

# 7.7.5 Node configuration flag

Configuration flag set means node configuration.

# 7.7.6 Temperature medium flag

The temperature medium flag is set if the junction temperature exceeds  $T_{j(warn)(medium)}$  in a normal power mode. The temperature medium flag is reset when the junction temperature becomes lower than  $T_{j(warn)(medium)}$  in a normal power mode and after a read of the status register in a low power mode. No action will be taken if this flag is set.

### 7.7.7 Temperature high flag

The temperature high flag is set if the junction temperature exceeds  $T_{j(dis)(high)}$  in a normal power mode.

In node configuration the temperature high flag is reset if a negative edge is applied to pin TXEN while the junction temperature is lower than  $T_{j(dis)(high)}$  in a normal power mode. In star configuration the temperature high flag is reset by any activity detection (edge) while the junction temperature is lower than  $T_{i(dis)(high)}$  in a normal power mode.

If the temperature high flag is set the transmitter is disabled and pins TRXD0 and TRXD1 are switched off.

#### 7.7.8 TXEN\_BGE clamped flag

The TXEN\_BGE clamped flag is set if pin TXEN is LOW and pin BGE is HIGH for longer than t<sub>detCL(TXEN\_BGE)</sub>. The TXEN\_BGE clamped flag is reset if pin TXEN is HIGH or pin BGE is LOW. If the TXEN\_BGE flag is set, the transmitter is disabled.

NXP Semiconductors

TJA1080

FlexRay transceiver

#### 7.7.9 Bus error flag

The bus error flag is set if pin TXEN is LOW and pin BGE is HIGH and the data received from the bus lines (pins BP and BM) is different to that received on pin TXD. Additionally in star configuration the bus error flag is also set if the data received on the bus lines is different to that received on pins TRXD0 and TRXD1. The TJA1080 also expects that a data frame begins with a bit value other than the last bit of the previous data frame.

This is the case for a valid data frame which begins with the DATA\_0 period of the Transmission Start Sequence (TSS) and ends with the DATA\_1 bit of the Frame End Sequence (FES). Any violation of this frame format will be detected by the TJA1080. Consequently, when transmitting a wake-up pattern, a bus error will be signalled. This error indication should be ignored and the status register should be cleared by reading the vector.

No action will be taken if the bus error flag is set.

### 7.7.10 UV<sub>VBAT</sub> flag

The  $UV_{VBAT}$  flag is set if the voltage on pin  $V_{BAT}$  is lower than  $V_{uvd(VBAT)}$ . The  $UV_{VBAT}$  flag is reset if the voltage is higher than  $V_{uvd(VBAT)}$  or by setting the wake flag; see Section 7.6.1.

## 7.7.11 UV<sub>VCC</sub> flag

The  $UV_{VCC}$  flag is set if the voltage on pin  $V_{CC}$  is lower than  $V_{uvd(VCC)}$  for longer than  $t_{det(uv)(VCC)}$ . The flag is reset if the voltage on pin  $V_{CC}$  is higher than  $V_{uvd(VCC)}$  for longer than  $t_{rec(uv)(VCC)}$  or the wake flag is set; see Section 7.6.2.

# 7.7.12 UV<sub>VIO</sub> flag

The  $UV_{VIO}$  flag is set if the voltage on pin  $V_{IO}$  is lower than  $V_{uvd(VIO)}$  for longer than  $t_{det(uv)(VIO)}$ . The flag is reset if the voltage on pin  $V_{IO}$  is higher than  $V_{uvd(VIO)}$  or the wake flag is set; see Section 7.6.3.

## 7.7.13 Error flag

The error flag is set if one of the status bits S4 to S12 is set. The error flag is reset if none of the S4 to S12 status bits are set; see Table 11.

#### 7.8 TRXD collision

A TRXD collision is detected when both TRXD lines are LOW in star configuration.

#### 7.9 Status register

The status register can be read out on pin ERRN by using pin EN as clock; the status bits are given in <u>Table 11</u>. The timing diagram is illustrated in <u>Figure 9</u>.

The status register is accessible if:


- UV<sub>VIO</sub> flag is not set and the voltage on pin V<sub>IO</sub> is between 4.75 V and 5.25 V
- $\bullet~$  UV  $_{VCC}$  flag is not set and the voltage on pin V  $_{IO}$  is between 2.2 V and 4.75 V

Pin ERRN is LOW if the corresponding status bit is set.

# FlexRay transceiver

Table 11. Status bits

| Bit number | Status bit       | Description  |
|------------|------------------|--|
| S0         | LOCAL WAKEUP     | local wake-up source flag is redirected to this bit                  |
| S1         | REMOTE WAKEUP    | remote wake-up source flag is redirected to this bit                 |
| S2         | NODE CONFIG      | node configuration flag is redirected to this bit                    |
| S3         | PWON             | status bit set means PWON flag has been set previously               |
| S4         | BUS ERROR        | status bit set means bus error flag has been set previously          |
| S5         | TEMP HIGH        | status bit set means temperature high flag has been set previously   |
| S6         | TEMP MEDIUM      | status bit set means temperature medium flag has been set previously |
| S7         | TXEN_BGE CLAMPED | status bit set means TXEN_BGE clamped flag has been set previously   |
| S8         | UVVBAT           | status bit set means $UV_{VBAT}$ flag has been set previously        |
| S9         | UVVCC            | status bit set means UV <sub>VCC</sub> flag has been set previously  |
| S10        | UVVIO            | status bit set means UV <sub>VIO</sub> flag has been set previously  |
| S11        | STAR LOCKED      | status bit is set if Star-locked mode has been entered previously    |
| S12        | TRXD COLLISION   | status bit is set if a TRXD collision has been detected previously   |



FlexRay transceiver

# 8. Limiting values

Table 12. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages are referenced to GND.

|   |  | <del></del>                     |                  |                 |      |
|---|--|---------------------------------|------------------|-----------------|------|
| Symbol  | Parameter                              | Conditions                      | Min              | Max             | Unit |
| $V_{BAT}$                                       | supply voltage on pin $V_{\text{BAT}}$ | no time limit                   | -0.3             | +60             | V    |
|   |  | operating range                 | 6.5              | 60              | V    |
| $V_{CC}$  | supply voltage                         | no time limit                   | -0.3             | +5.5            | V    |
|   |  | operating range                 | 4.75             | 5.25            | V    |
| $V_{BUF}$                                       | supply voltage on pin $V_{\text{BUF}}$ | no time limit                   | -0.3             | +5.5            | V    |
|   | operating range                        | 4.75                            | 5.25             | V               |      |
| $V_{\rm IO}$ supply voltage on pin $V_{\rm IO}$ | no time limit                          | -0.3                            | +5.5             | V               |      |
|   |  | operating range                 | 2.2              | 5.25            | V    |
| $V_{\text{INH1}}$                               | voltage on pin INH1                    |                                 | -0.3             | $V_{BAT} + 0.3$ | V    |
| $V_{\text{INH2}}$                               | voltage on pin INH2                    |                                 | -0.3             | $V_{BAT} + 0.3$ | V    |
| $V_{WAKE}$                                      | voltage on pin WAKE                    |                                 | -0.3             | $V_{BAT} + 0.3$ | V    |
| I <sub>o(WAKE)</sub>                            | output current on pin WAKE             | pin GND not connected           | -15              | -               | mΑ   |
| $V_{BGE}$                                       | voltage on pin BGE                     | no time limit                   | -0.3             | $V_{1O} + 0.3$  | V    |
| $V_{TXEN}$                                      | voltage on pin TXEN                    | no time limit                   | -0.3             | $V_{10} + 0.3$  | V    |
| $V_{TXD}$                                       | voltage on pin TXD                     | no time limit                   | -0.3             | $V_{10} + 0.3$  | V    |
| V <sub>ERRN</sub>                               | voltage on pin ERRN                    | no time limit                   | -0.3             | $V_{10} + 0.3$  | V    |
| $V_{RXD}$                                       | voltage on pin RXD                     | no time limit                   | -0.3             | $V_{10} + 0.3$  | V    |
| $V_{RXEN}$                                      | voltage on pin RXEN                    | no time limit                   | -0.3             | $V_{10} + 0.3$  | V    |
| V <sub>EN</sub>                                 | voltage on pin EN                      | no time limit                   | -0.3             | +5.5            | V    |
| $V_{STBN}$                                      | voltage on pin STBN                    | no time limit                   | -0.3             | +5.5            | V    |
| $V_{TRXD0}$                                     | voltage on pin TRXD0                   | no time limit                   | -0.3             | +5.5            | V    |
| V <sub>TRXD1</sub>                              | voltage on pin TRXD1                   | no time limit                   | -0.3             | +5.5            | V    |
| $V_{BP}$  | voltage on pin BP                      | no time limit                   | -60              | +60             | V    |
| $V_{BM}$  | voltage on pin BM                      | no time limit                   | -60              | +60             | V    |
| V <sub>trt</sub>                                | transient voltage                      | on pins BP and BM               | <u>[1]</u> –200  | +200            | V    |
|   |  | on pin V <sub>BAT</sub>         | <u>[2]</u> –200  | +200            | V    |
|   |  | on pin V <sub>BAT</sub>         | [ <u>3</u> ] 6.5 | 60              | V    |
|   |  | on pin V <sub>BAT</sub>         | <u>[4]</u> -     | 60              | V    |
| T <sub>stg</sub>                                | storage temperature                    |                                 | -55              | +150            | °C   |
| T <sub>vj</sub>                                 | virtual junction temperature           |                                 | <u>[5]</u> –40   | +150            | °C   |
| V <sub>ESD</sub>                                | electrostatic discharge voltage        | HBM on pins BP and BM to ground | <u>[6]</u> –8.0  | +8.0            | kV   |
|   |  | HBM at any other pin            | <u>[7]</u> –4.0  | +4.0            | kV   |
|   |  | MM on all pins                  | <u>[8]</u> –200  | +200            | V    |
|   |  | CDM on all pins                 | <u>[9]</u> –1000 | +1000           | V    |
|   |  |                                 |                  |                 |      |

<sup>[1]</sup> According to ISO 7637, part 3 test pulses a and b; Class C; see Figure 13;  $R_L = 45 \Omega$ ;  $C_L = 100 pF$ .

<sup>[2]</sup> According to ISO 7637, part 2 test pulses 1, 2, 3a and 3b; Class C; see Figure 13;  $R_L = 45 \Omega$ ;  $C_L = 100 pF$ .

<sup>[3]</sup> According to ISO 7637, part 2 test pulse 4; Class C; see Figure 13;  $R_L = 45 \Omega$ ;  $C_L = 100 pF$ .

<sup>[4]</sup> According to ISO 7637, part 2 test pulse 5b; Class C; see Figure 13;  $R_L = 45 \Omega$ ;  $C_L = 100 pF$ ;  $V_{BAT} = 24 V$ .

FlexRay transceiver

© NXP B.V. 2007. All rights reserved.

- [5] In accordance with IEC 60747-1. An alternative definition of virtual junction temperature  $T_{vj}$  is:  $T_{vj} = T_{amb} + TD \times R_{th(j-a)}$ , where  $R_{th(j-a)}$  is a fixed value to be used for the calculation of  $T_{vj}$ . The rating for  $T_{vj}$  limits the allowable combinations of power dissipation (P) and ambient temperature ( $T_{amb}$ ).
- [6] HBM: C = 100 pF; R = 1.5 k $\Omega$ .
- [7] HBM: C = 100 pF; R = 1.5 k $\Omega$ .
- [8] MM: C = 200 pF;  $L = 0.75 \mu\text{H}$ ;  $R = 10 \Omega$ .
- [9] CDM: C = 330 pF;  $R = 150 \Omega$ .

## 9. Thermal characteristics

#### Table 13. Thermal characteristics

| Symbol               | Parameter                                     | Conditions  | Тур | Unit |
|----------------------|---|-------------|-----|------|
| $R_{th(j-a)}$        | thermal resistance from junction to ambient   | in free air | 126 | K/W  |
| R <sub>th(j-s)</sub> | thermal resistance from junction to substrate | in free air | -   | K/W  |

# 10. Static characteristics

#### Table 14. Static characteristics

All parameters are guaranteed for  $V_{BAT}$  = 6.5 V to 60 V;  $V_{CC}$  = 4.75 V to 5.25 V;  $V_{BUF}$  = 4.75 V to 5.25 V;  $V_{IO}$  = 2.2 V to 5.25 V;  $V_{IO}$  = 4.75 V to 5.25 V;  $V_{IO}$  = 2.2 V to

| Symbol               | Parameter  | Conditions   | Min   | Тур | Max  | Unit |
|----------------------|--|--|-------|-----|------|------|
| Pin V <sub>BAT</sub> |  |  |       |     |      |      |
| I <sub>BAT</sub>     | supply current on pin $V_{\text{BAT}}$                 | low power modes in node configuration  | -     | -   | 50   | μΑ   |
|                      |  | Star-sleep mode  | -     | -   | 50   | μΑ   |
|                      |  | Star-standby mode  | -     | -   | 150  | μΑ   |
|                      |  | normal power modes   | -     | -   | 1    | mA   |
| $V_{uvd(VBAT)}$      | undervoltage detection voltage on pin V <sub>BAT</sub> |  | 2.75  | -   | 4,5  | V    |
| Pin V <sub>CC</sub>  |  |  |       |     |      |      |
| Icc                  | supply current   | low power modes  | -1    | 0   | +5   | μΑ   |
|                      |  | Normal mode; $V_{BGE} = 0 \text{ V}$ ; $V_{TXEN} = V_{IO}$ ; Receive-only mode; Star-idle mode | -     | -   | 15   | mA   |
|                      |  | Normal mode; $V_{BGE} = V_{IO}$ ; $V_{TXEN} = 0 \text{ V}$ ; $V_{BUF}$ open                    | [3] _ | -   | 35   | mA   |
|                      |  | Normal mode; $V_{BGE} = V_{IO}$ ; $V_{TXEN} = 0$ V; $R_{bus} = \infty \Omega$                  | -     | -   | 15   | mA   |
|                      |  | Star-transmit mode   | -     | -   | 62   | mA   |
|                      |  | Star-receive mode  | -     | -   | 42   | mA   |
| $V_{uvd(VCC)}$       | undervoltage detection voltage on pin V <sub>CC</sub>  |  | 2.75  | -   | 4.5  | V    |
| Pin V <sub>IO</sub>  |  |  |       |     |      |      |
| I <sub>IO</sub>      | supply current on pin V <sub>IO</sub>                  | low power modes  | -1    | +1  | +5   | μΑ   |
|                      |  | Normal and Receive-only mode; $V_{TXD} = V_{IO}$   | -     | -   | 1000 | μΑ   |

FlexRay transceiver

 Table 14.
 Static characteristics ...continued

| Symbol                  | Parameter  | Conditions   | Min                | Тур    | Max                | Unit |
|-------------------------|--|--|--------------------|--------|--------------------|------|
| $V_{uvd(VIO)}$          | undervoltage detection voltage on pin $V_{\rm IO}$     |  | 1                  | -      | 2                  | V    |
| $V_{\rm uvr(VIO)}$      | undervoltage recovery voltage on pin V <sub>IO</sub>   |  | 1                  | -      | 2.2                | V    |
| V <sub>uvhys(VIO)</sub> | undervoltage hysteresis voltage on pin V <sub>IO</sub> |  | 25                 | -      | 200                | mV   |
| Pin V <sub>BUF</sub>    |  |  |                    |        |                    |      |
| I <sub>BUF</sub>        | supply current on pin $V_{BUF}$                        | low power modes in node configuration  | <b>–1</b>          | 0      | +5                 | μΑ   |
|                         |  | low power modes in star configuration  |                    |        |                    |      |
|                         |  | $V_{BUF} = 0 \text{ V}; V_{CC} = 0 \text{ V}$  | -40                | -20    | +1                 | μΑ   |
|                         |  | V <sub>BUF</sub> = 5.25 V  | -1                 | 0      | +10                | μΑ   |
|                         |  | Normal mode; $V_{BGE} = V_{IO}$ ; $V_{TXEN} = 0 V$ ; $V_{BUF} = V_{CC}$  | [3] _              | -      | 35                 | mA   |
|                         |  | Star-transmit mode   | -                  | -      | 62                 | mA   |
|                         |  | Star-receive mode  | -                  | -      | 42                 | mA   |
|                         |  | Normal mode; $V_{BGE} = 0 \text{ V}$ ; $V_{TXEN} = V_{IO}$ ; Receive-only mode; Star-idle mode   | -                  | -      | 15                 | mA   |
| V <sub>BUF(on)</sub>    | on-state voltage on pin<br>V <sub>BUF</sub>            | $V_{CC}$ switch is switched on;<br>Normal mode; $V_{BGE} = V_{IO}$ ;<br>$V_{TXEN} = 0$ V; $V_{CC}$ > maximum<br>value of $V_{uvd(VCC)}$          | V <sub>CC</sub> –  | 0.25 - | V <sub>CC</sub>    | V    |
| V <sub>BUF(off)</sub>   | off-state voltage on pin<br>V <sub>BUF</sub>           | V <sub>CC</sub> switch is switched off; low<br>power modes in star<br>configuration; V <sub>CC</sub> < minimum<br>value of V <sub>uvd(VCC)</sub> | 4.5                | -      | 5.25               | V    |
| Pin EN                  |  |  |                    |        |                    |      |
| V <sub>IH(EN)</sub>     | HIGH-level input voltage on pin EN                     |  | 0.7V <sub>IO</sub> | -      | 5.5                | V    |
| $V_{IL(EN)}$            | LOW-level input voltage on pin EN                      |  | -0.3               | -      | 0.3V <sub>IO</sub> | V    |
| I <sub>IH(EN)</sub>     | HIGH-level input current on pin EN                     | $V_{EN} = 0.7V_{IO}$   | 3                  | -      | 11                 | μΑ   |
| I <sub>IL(EN)</sub>     | LOW-level input current on pin EN                      | $V_{EN} = 0 V$   | <b>–1</b>          | 0      | +1                 | μΑ   |
| Pin STBN                |  |  |                    |        |                    |      |
| V <sub>IH(STBN)</sub>   | HIGH-level input voltage on pin STBN                   |  | 0.7V <sub>IO</sub> | -      | 5.5                | V    |
| V <sub>IL(STBN)</sub>   | LOW-level input voltage on pin STBN                    |  | -0.3               | -      | $0.3V_{IO}$        | V    |
| I <sub>IH(STBN)</sub>   | HIGH-level input current on pin STBN                   | $V_{STBN} = 0.7 V_{IO}$  | 3                  | -      | 11                 | μΑ   |

FlexRay transceiver

Table 14. Static characteristics ... continued

| Symbol                | Parameter                            | Conditions  | Min         | Тур | Max                   | Unit |
|-----------------------|--------------------------------------|---|-------------|-----|-----------------------|------|
| I <sub>IL(STBN)</sub> | LOW-level input current on pin STBN  | $V_{STBN} = 0 V$                                    | <b>–1</b>   | 0   | +1                    | μΑ   |
| Pin TXEN              |                                      |   |             |     |                       |      |
| $V_{\text{IH}(TXEN)}$ | HIGH-level input voltage on pin TXEN |   | $0.7V_{IO}$ | -   | V <sub>IO</sub> + 0.3 | V    |
| $V_{IL(TXEN)}$        | LOW-level input voltage on pin TXEN  |   | -0.3        | -   | 0.3V <sub>IO</sub>    | V    |
| I <sub>IH(TXEN)</sub> | HIGH-level input current on pin TXEN | $V_{TXEN} = V_{IO}$                                 | <b>–1</b>   | 0   | +1                    | μΑ   |
| I <sub>IL(TXEN)</sub> | LOW-level input current on pin TXEN  | $V_{TXEN} = 0.3V_{IO}$                              | -12         | -   | -3                    | μΑ   |
| I <sub>L(TXEN)</sub>  | leakage current on pin<br>TXEN       | $V_{TXEN} = 5.25 \text{ V}; V_{IO} = 0 \text{ V}$   | <b>–1</b>   | 0   | +1                    | μΑ   |
| Pin BGE               |                                      |   |             |     |                       |      |
| $V_{\text{IH(BGE)}}$  | HIGH-level input voltage on pin BGE  |   | $0.7V_{IO}$ | -   | $V_{1O} + 0.3$        | V    |
| $V_{IL(BGE)}$         | LOW-level input voltage on pin BGE   |   | -0.3        | -   | 0.3V <sub>IO</sub>    | V    |
| I <sub>IH(BGE)</sub>  | HIGH-level input current on pin BGE  | $V_{BGE} = 0.7V_{IO}$                               | 3           | -   | 11                    | μΑ   |
| I <sub>IL(BGE)</sub>  | LOW-level input current on pin BGE   | V <sub>BGE</sub> = 0 V                              | <b>–1</b>   | 0   | +1                    | μΑ   |
| Pin TXD               |                                      |   |             |     |                       |      |
| $V_{\text{IH}(TXD)}$  | HIGH-level input voltage on pin TXD  | normal power modes                                  | $0.7V_{IO}$ | -   | V <sub>IO</sub> + 0.3 | V    |
| $V_{IL(TXD)}$         | LOW-level input voltage on pin TXD   | normal power modes                                  | -0.3        | -   | 0.3V <sub>IO</sub>    | V    |
| I <sub>IH(TXD)</sub>  | HIGH-level input current on pin TXD  | $V_{TXD} = V_{IO}$                                  | 70          | 300 | 650                   | μΑ   |
| $I_{IL(TXD)}$         | LOW-level input current on pin TXD   | normal power modes;<br>V <sub>TXD</sub> = 0 V       | <b>-</b> 5  | 0   | +5                    | μΑ   |
|                       |                                      | low power modes                                     | -1          | 0   | +1                    | μΑ   |
| I <sub>LI(TXD)</sub>  | input leakage current on pin TXD     | $V_{TXD} = 5.25 \text{ V}; V_{IO} = 0 \text{ V}$    | <b>–1</b>   | 0   | +1                    | μΑ   |
| Pin RXD               |                                      |   |             |     |                       |      |
| I <sub>OH(RXD)</sub>  | HIGH-level output current on pin RXD | $V_{RXD} = V_{IO} - 0.4 \text{ V}; V_{IO} = V_{CC}$ | -20         | -   | -2                    | mA   |
| I <sub>OL(RXD)</sub>  | LOW-level output current on pin RXD  | $V_{RXD} = 0.4 V$                                   | 2           | -   | 20                    | mA   |

FlexRay transceiver

 Table 14.
 Static characteristics ...continued

| Symbol                   | Parameter                             | Conditions   | Min                 | Тур                 | Max                    | Unit |
|--------------------------|---------------------------------------|--|---------------------|---------------------|------------------------|------|
| Pin ERRN                 |                                       |  |                     |                     |                        |      |
| I <sub>OH(ERRN)</sub>    | HIGH-level output current on pin ERRN | node configuration;<br>$V_{ERRN} = V_{IO} - 0.4 \text{ V};$<br>$V_{IO} = V_{CC}$                                   | -1500               | -550                | -100                   | μΑ   |
|                          |                                       | star configuration;<br>$V_{ERRN} = V_{IO} - 0.4 \text{ V};$<br>$V_{IO} = V_{CC}$                                   | <b>–1</b>           | 0                   | +1                     | μΑ   |
| I <sub>OL(ERRN)</sub>    | LOW-level output current on pin ERRN  | $V_{ERRN} = 0.4 V$   | 300                 | 700                 | 1500                   | μΑ   |
| Pin RXEN                 |                                       |  |                     |                     |                        |      |
| I <sub>OH(RXEN)</sub>    | HIGH-level output current on pin RXEN | $V_{RXEN} = V_{IO} - 0.4 V;$<br>$V_{IO} = V_{CC}$  | -4                  | -1.5                | -0.5                   | mA   |
| I <sub>OL(RXEN)</sub>    | LOW-level output current on pin RXEN  | $V_{RXEN} = 0.4 \text{ V}$   | 1                   | 3                   | 8                      | mA   |
| Pins TRXD0               | and TRXD1                             |  |                     |                     |                        |      |
| $V_{IH(TRXD0)}$          | HIGH-level input voltage on pin TRXD0 | Star-idle and Star-transmit mode   | $0.7V_{BUF}$        | -                   | V <sub>BUF</sub> + 0.3 | V    |
| $V_{IL(TRXD0)}$          | LOW-level input voltage on pin TRXD0  | Star-idle and Star-transmit mode   | -0.3                | -                   | $0.3V_{BUF}$           | V    |
| V <sub>OL(TRXD0)</sub>   | LOW-level output voltage on pin TRXD0 | $R_{pu} = 200 \Omega$  | -0.3                | -                   | +0.8                   | V    |
| V <sub>IH(TRXD1)</sub>   | HIGH-level input voltage on pin TRXD1 | Star-idle and Star-transmit mode   | $0.7V_{BUF}$        | -                   | V <sub>BUF</sub> + 0.3 | V    |
| $V_{IL(TRXD1)}$          | LOW-level input voltage on pin TRXD1  | Star-idle and Star-transmit mode   | -0.3                | -                   | $0.3V_{BUF}$           | V    |
| $V_{OL(TRXD1)}$          | LOW-level output voltage on pin TRXD1 | $R_{pu} = 200 \Omega$  | -0.3                | -                   | +0.8                   | V    |
| Pins BP and              | ВМ                                    |  |                     |                     |                        |      |
| $V_{o(idle)(BP)} \\$     | idle output voltage on pin<br>BP      | Normal, Receive-only,<br>Star-idle, Star-transmit and<br>Star-receive mode; V <sub>TXEN</sub> =<br>V <sub>IO</sub> | 0.4V <sub>BUF</sub> | 0.5V <sub>BUF</sub> | 0.6V <sub>BUF</sub>    | V    |
|                          |                                       | Standby, Go-to-sleep, Sleep,<br>Star-standby and Star-sleep<br>mode  | -0.1                | 0                   | +0.1                   | V    |
| V <sub>o(idle)(BM)</sub> | idle output voltage on pin<br>BM      | Normal, Receive-only,<br>Star-idle, Star-transmit and<br>Star-receive mode; V <sub>TXEN</sub> =<br>V <sub>IO</sub> | 0.4V <sub>BUF</sub> | 0.5V <sub>BUF</sub> | 0.6V <sub>BUF</sub>    | V    |
|                          |                                       | Standby, Go-to-sleep, Sleep,<br>Star-standby and Star-sleep<br>mode  | -0.1                | 0                   | +0.1                   | V    |
| $I_{o(idle)BP}$          | idle output current on pin<br>BP      | $-60 \text{ V} <  V_{BP}  < +60 \text{ V}$   | 1                   | -                   | 7.5                    | mA   |

FlexRay transceiver

 Table 14.
 Static characteristics ...continued

| Symbol                       | Parameter  | Conditions   | Min                    | Тур          | Max          | Unit |
|------------------------------|--|--|------------------------|--------------|--------------|------|
| I <sub>o(idle)</sub> BM      | idle output current on pin BM  | $-60 \text{ V} <  V_{BM}  < +60 \text{ V}$   | 1                      | -            | 7.5          | mA   |
| $V_{o(idle)(dif)}$           | differential idle output voltage                                     |  | -25                    | 0            | +25          | mV   |
| $V_{OH(dif)}$                | differential HIGH-level output voltage                               | $40 \Omega$ < R <sub>bus</sub> < $55 \Omega$ ;<br>V <sub>CC</sub> = V <sub>BUF</sub> = $5 V$                               | 600                    | 800          | 1200         | mV   |
| $V_{OL(dif)}$                | differential LOW-level output voltage                                | $40 \Omega$ < R <sub>bus</sub> < $55 \Omega$ ;<br>V <sub>CC</sub> = V <sub>BUF</sub> = $5 V$                               | -1200                  | -800         | -600         | mV   |
| $V_{IH(dif)}$                | differential HIGH-level input voltage                                | normal power modes;<br>$-10 \text{ V} < \text{V}_{BP} < +15 \text{ V};$<br>$-10 \text{ V} < \text{V}_{BM} < +15 \text{ V}$ | 150                    | 225          | 300          | mV   |
| $V_{IL(dif)}$                | differential LOW-level input voltage                                 | normal power modes;<br>$-10 \text{ V} < \text{V}_{BP} < +15 \text{ V};$<br>$-10 \text{ V} < \text{V}_{BM} < +15 \text{ V}$ | -300                   | -225         | -150         | mV   |
|                              |  | low power modes;<br>$-10 \text{ V} < \text{V}_{BP} < +15 \text{ V};$<br>$-10 \text{ V} < \text{V}_{BM} < +15 \text{ V}$    | -400                   | -225         | -125         | mV   |
| $ V_{i(dif)det(act)} $       | activity detection<br>differential input voltage<br>(absolute value) | normal power modes   | 150                    | 225          | 300          | mV   |
| II <sub>o(sc)(BP)</sub> I    | short-circuit output<br>current on pin BP<br>(absolute value)        | $V_{BP} = 0 \text{ V}, 60 \text{ V}$   | 10                     | 20           | 30           | mA   |
| I <sub>o(sc)(BM)</sub>       | short-circuit output<br>current on pin BM<br>(absolute value)        | V <sub>BM</sub> = 0 V, 60 V  | 10                     | 20           | 30           | mA   |
| R <sub>i(BP)</sub>           | input resistance on pin BP   | idle level; $R_{bus} = \infty \Omega$  | 10                     | 20           | 40           | kΩ   |
| $R_{i(BM)}$                  | input resistance on pin<br>BM  | idle level; $R_{bus} = \infty \Omega$  | 10                     | 20           | 40           | kΩ   |
| $R_{i(dif)(BP\text{-}BM)}$   | differential input<br>resistance between pin<br>BP and pin BM        | idle level; $R_{bus} = \infty \Omega$  | 20                     | 40           | 80           | kΩ   |
| $V_{cm(bus)(DATA\_0)}$       | DATA_0 bus common-mode voltage                                       | $R_{bus} = 45 \Omega$  | $0.4V_{BUF}$           | $0.5V_{BUF}$ | $0.6V_{BUF}$ | V    |
| V <sub>cm(bus)(DATA_1)</sub> | DATA_1 bus common-mode voltage                                       | $R_{bus} = 45 \Omega$  | $0.4V_{BUF}$           | $0.5V_{BUF}$ | $0.6V_{BUF}$ | V    |
| $\Delta V_{cm(bus)}$         | bus common-mode voltage difference                                   | $R_{bus} = 45 \Omega$  | -25                    | 0            | +25          | mV   |
| Pin INH1                     |  |  |                        |              |              |      |
| V <sub>OH(INH1)</sub>        | HIGH-level output voltage on pin INH1                                | $I_{INH1} = -0.2 \text{ mA}$   | V <sub>BAT</sub> – 0.8 | -            | $V_{BAT}$    | V    |
| I <sub>L(INH1)</sub>         | leakage current on pin INH1  | Sleep mode   | -5                     | 0            | +5           | μΑ   |
| I <sub>OL(INH1)</sub>        | LOW-level output current on pin INH1                                 | $V_{INH1} = 0 V$   | -15                    | -            | -            | mA   |

FlexRay transceiver

Table 14. Static characteristics ... continued

All parameters are guaranteed for  $V_{BAT} = 6.5 \text{ V}$  to 60 V;  $V_{CC} = 4.75 \text{ V}$  to 5.25 V;  $V_{BUF} = 4.75 \text{ V}$  to 5.25 V;  $V_{IO} = 2.2 \text{ V}$  to 5.25 V;  $V_{IO} = 2.2 \text{ V}$  to 5.25 V;  $V_{IO} = 4.75 \text{ V}$  to 5.25 V;  $V_{BUF} = 4.75 \text{ V}$  to 5.25 V;  $V_{IO} = 2.2 \text{ V}$  to 5.25

| Symbol                     | Parameter                               | Conditions  | Min                    | Тур | Max       | Unit |
|----------------------------|---|---|------------------------|-----|-----------|------|
| Pin INH2                   |   |   |                        |     |           |      |
| V <sub>OH(INH2)</sub>      | HIGH-level output voltage on pin INH2   | $I_{INH2} = -0.2 \text{ mA}$  | V <sub>BAT</sub> – 0.8 | -   | $V_{BAT}$ | V    |
| I <sub>L(INH2)</sub>       | leakage current on pin<br>INH2          | Sleep mode  | <b>–</b> 5             | 0   | +5        | μΑ   |
| I <sub>OL(INH2)</sub>      | LOW-level output current on pin INH2    | $V_{INH2} = 0 V$  | <b>–15</b>             | -   | -         | mA   |
| Pin WAKE                   |   |   |                        |     |           |      |
| V <sub>th(det)(WAKE)</sub> | detection threshold voltage on pin WAKE | low power mode  | 2.5                    | -   | 4.5       | V    |
| I <sub>IL(WAKE)</sub>      | LOW-level input current on pin WAKE     | $V_{\text{WAKE}} = 2.4 \text{ V for}$<br>t > t_{wake(WAKE)}                 | 3                      | -   | 11        | μΑ   |
| I <sub>IH(WAKE)</sub>      | HIGH-level input current on pin WAKE    | $V_{\text{WAKE}} = 4.6 \text{ V for}$<br>t > $t_{\text{wake}(\text{WAKE})}$ | –11                    | -   | -3        | μΑ   |
| Temperature                | protection                              |   |                        |     |           |      |
| $T_{j(warn)(medium)} \\$   | medium warning junction temperature     |   | 155                    | 165 | 175       | °C   |
| $T_{j(dis)(high)}$         | high disable junction temperature       |   | 180                    | 190 | 200       | °C   |

<sup>[1]</sup> All parameters are guaranteed over the virtual junction temperature range by design, but only 100 % are tested at 125 °C for dies on wafer level (pre-testing) and above this for cased products 100 % are tested at T<sub>amb</sub> = -40 °C and +25 °C (final testing) unless otherwise specified. Both pre-testing and final testing use correlated test conditions to cover the specified temperature and power supply voltage range. For bare dies all parameters are only guaranteed with the backside of the bare die connected to ground.

<sup>[2]</sup> At power-up V<sub>BAT</sub> should be supplied first. When V<sub>BAT</sub> reaches 6.5 V, V<sub>CC</sub> and V<sub>IO</sub> may be switched on with a delay of at least 60 μs with respect to V<sub>BAT</sub>.

<sup>[3]</sup> Current flows from  $V_{CC}$  to  $V_{BUF}$ . This means that the maximum sum current  $I_{CC} + I_{BUF}$  is 35 mA.

FlexRay transceiver

# 11. Dynamic characteristics

## Table 15. Dynamic characteristics

All parameters are guaranteed for  $V_{BAT} = 6.5 \text{ V}$  to 60 V;  $V_{CC} = 4.75 \text{ V}$  to 5.25 V;  $V_{BUF} = 4.75 \text{ V}$  to 5.25 V;  $V_{IO} = 2.2 \text{ V}$  to 5.25 V;  $V_{IO} = 2.2 \text{ V}$  to 5.25 V;  $V_{IO} = 4.75 \text{ V}$  to

| Symbol                              | Parameter                              | Conditions  | Mi           | n Typ | Max | Unit |
|-------------------------------------|--|---|--------------|-------|-----|------|
| Pins BP and B                       | M                                      |   |              |       |     |      |
| $t_{d(TXD\text{-bus})}$             | delay time from TXD to bus             | Normal or Star-transmit mode  | [2]          |       |     |      |
|                                     |  | DATA_0  | -            | -     | 50  | ns   |
|                                     |  | DATA_1  | -            | -     | 50  | ns   |
| $\Delta t_{d(TXD	ext{-bus})}$       | delay time difference from TXD to bus  | Normal or Star-transmit<br>mode; between DATA_0<br>and DATA_1   | [2] -        | -     | 4   | ns   |
| $t_{\sf d(TRXD-bus)}$               | delay time from TRXD to bus            | Star-transmit mode  | [3]          |       |     |      |
|                                     |  | DATA_0  | -            | -     | 50  | ns   |
|                                     |  | DATA_1  | -            | -     | 50  | ns   |
| $\Delta t_{d(TRXD	ext{-bus})}$      | delay time difference from TRXD to bus | Star-transmit mode;<br>between DATA_0 and<br>DATA_1   | [3][4]       | -     | 5   | ns   |
| $t_{d(bus\text{-RXD})}$             | delay time from bus to RXD             | Normal or Star-transmit<br>mode; $C_{RXD} = 15 \text{ pF}$ ; see<br>Figure 11                             |              |       |     |      |
|                                     |  | DATA_0  | -            | -     | 50  | ns   |
|                                     |  | DATA_1  | -            | -     | 50  | ns   |
| $\Delta t_{	ext{d(bus-RXD)}}$       | delay time difference from bus to RXD  | Normal or Star-transmit<br>mode; C <sub>RXD</sub> = 15 pF;<br>between DATA_0 and<br>DATA_1; see Figure 11 | -            | -     | 5   | ns   |
| t <sub>d(bus-TRXD)</sub>            | delay time from bus to TRXD            | Star-receive mode; see Figure 11  |              |       |     |      |
|                                     |  | DATA_0  | -            | -     | 50  | ns   |
|                                     |  | DATA_1  | -            | -     | 50  | ns   |
| $\Delta t_{\sf d(bus\text{-}TRXD)}$ | delay time difference from bus to TRXD | Star-receive mode;<br>between DATA_0 and<br>DATA_1; see Figure 11   | <u>[4]</u> _ | -     | 5   | ns   |
| t <sub>d(TXEN-busidle)</sub>        | delay time from TXEN to bus idle       | Normal mode   | -            | -     | 50  | ns   |
| t <sub>d(TXEN-busact)</sub>         | delay time from TXEN to bus active     | Normal mode   | -            | -     | 50  | ns   |
| t <sub>d(BGE-busidle)</sub>         | delay time from BGE to bus idle        | Normal mode   | -            | -     | 50  | ns   |
| t <sub>d(BGE-busact)</sub>          | delay time from BGE to bus active      | Normal mode   | -            | -     | 50  | ns   |
| t <sub>r(dif)(bus)</sub>            | bus differential rise time             | 10 % to 90 %; $R_L$ = 45 $\Omega$ ; $C_L$ = 100 pF  | 8            | 12    | 23  | ns   |
| t <sub>f(dif)(bus)</sub>            | bus differential fall time             | 90 % to 10 %; $R_L = 45 \Omega$ ; $C_L = 100 \text{ pF}$  | 8            | 12    | 23  | ns   |

FlexRay transceiver

 Table 15.
 Dynamic characteristics ...continued

All parameters are guaranteed for  $V_{BAT} = 6.5 \text{ V}$  to 60 V;  $V_{CC} = 4.75 \text{ V}$  to 5.25 V;  $V_{BUF} = 4.75 \text{ V}$  to 5.25 V;  $V_{IO} = 2.2 \text{ V}$  to 5.25 V;  $V_{IO} = 2.2 \text{ V}$  to 5.25 V;  $V_{IO} = 4.75 \text{ V}$  to 5.25 V;  $V_{BUF} = 4.75 \text{ V}$  to 5.25 V;  $V_{IO} = 2.2 \text{ V}$  to 5.25 V;  $V_{IO} = 2.2 \text{ V}$  to 5.25 V;  $V_{IO} = 4.75 \text{ V}$  to 5.25 V;  $V_{BUF} = 4.75 \text{ V}$  to 5.25 V;  $V_{IO} = 2.2 \text{ V}$  to 5.

| Symbol                             | Parameter  | Conditions  | Min  | Тур | Max   | Unit |
|------------------------------------|--|---|------|-----|-------|------|
| WAKE symbol                        | detection  |   |      |     |       |      |
| t <sub>det(wake)DATA_0</sub>       | DATA_0 wake-up detection time  | Standby, Sleep,   | 1    | -   | 4     | μs   |
| t <sub>det(wake)idle</sub>         | idle wake-up detection time  | Star-standby or   | 1    | -   | 4     | μs   |
| t <sub>det(wake)tot</sub>          | total wake-up detection time   | Star-sleep mode;<br>$-10 \text{ V} < \text{V}_{BP} < +15 \text{ V};$<br>$-10 \text{ V} < \text{V}_{BM} < +15 \text{ V}$ | 50   | -   | 115   | μs   |
| Undervoltage                       |  |   |      |     |       |      |
| t <sub>det(uv)(VCC)</sub>          | undervoltage detection time on pin $V_{\text{CC}}$                   |   | 100  | -   | 670   | ms   |
| t <sub>rec(uv)(VCC)</sub>          | undervoltage recovery time on pin $V_{\text{CC}}$                    |   | 1    | -   | 5.2   | ms   |
| $t_{det(uv)(VIO)}$                 | undervoltage detection time on pin $\ensuremath{V_{\text{IO}}}$      |   | 100  | -   | 670   | ms   |
| t <sub>to(uv)(VCC)</sub>           | undervoltage time-out time on pin $V_{CC}$ for entering Standby mode | star configuration; wake flag is set  | 432  | -   | 900   | μs   |
| Activity detecti                   | on   |   |      |     |       |      |
| $t_{\text{det(act)}(\text{TXEN})}$ | activity detection time on pin TXEN                                  | star configuration  | 100  | -   | 200   | ns   |
| t <sub>det(act)(TRXD)</sub>        | activity detection time on pin TRXD                                  | star configuration  | 100  | -   | 200   | ns   |
| t <sub>det(act)(bus)</sub>         | activity detection time on bus pins                                  | $V_{dif}$ : 0 mV $\rightarrow$ 400 mV   | 100  | -   | 250   | ns   |
| t <sub>det(idle)(TXEN)</sub>       | idle detection time on pin TXEN                                      | star configuration  | 100  | -   | 200   | ns   |
| t <sub>det(idle)(TRXD)</sub>       | idle detection time on pin TRXD                                      | star configuration  | 50   | -   | 100   | ns   |
| t <sub>det(idle)(bus)</sub>        | idle detection time on bus pins                                      | $V_{dif}$ : 400 mV $ ightarrow$ 0 mV  | 100  | -   | 250   | ns   |
| Star modes                         |  |   |      |     |       |      |
| t <sub>to(idle-sleep)</sub>        | idle to sleep time-out time  |   | 640  | -   | 2660  | ms   |
| t <sub>to(tx-locked)</sub>         | transmit to locked time-out time                                     |   | 2600 | -   | 10400 | μs   |
| t <sub>to(rx-locked)</sub>         | receive to locked time-out time                                      |   | 2600 | -   | 10400 | μs   |
| t <sub>to(locked-sleep)</sub>      | locked to sleep time-out time  |   | 64   | -   | 333   | ms   |
| t <sub>to(locked-idle)</sub>       | locked to idle time-out time   |   | 1.4  | -   | 5.1   | μs   |
| Node modes                         |  |   |      |     |       |      |
| t <sub>d(STBN-RXD)</sub>           | STBN to RXD delay time   | wake flag set   | -    | -   | 2     | μs   |
| t <sub>d(STBN-INH2)</sub>          | STBN to INH2 delay time  |   | -    | -   | 10    | μs   |
| t <sub>h(gotosleep)</sub>          | go-to-sleep hold time  |   | 20   | 35  | 50    | μs   |
| Status register                    |  |   |      |     |       |      |
| t <sub>det(EN)</sub>               | detection time on pin EN   | for mode control  | 20   | -   | 80    | μs   |
| T <sub>EN</sub>                    | time period on pin EN  | for reading status bits   | 4    | -   | 20    | μs   |
| t <sub>d(EN-ERRN)</sub>            | delay time from EN to ERRN   | for reading status bits   | -    | -   | 2     | μs   |

FlexRay transceiver

#### Table 15. Dynamic characteristics ...continued

All parameters are guaranteed for  $V_{BAT} = 6.5 \text{ V}$  to 60 V;  $V_{CC} = 4.75 \text{ V}$  to 5.25 V;  $V_{BUF} = 4.75 \text{ V}$  to 5.25 V;  $V_{IO} = 2.2 \text{ V}$  to 5.25 V;  $V_{IO} = 2.2 \text{ V}$  to 5.25 V;  $V_{IO} = 4.75 \text{ V}$  to

| Symbol   | Parameter                     | Conditions  | Min  | Тур | Max   | Unit |
|--|-------------------------------|---|------|-----|-------|------|
| WAKE   |                               |   |      |     |       |      |
| t <sub>wake(WAKE)</sub> wake-up time on pin WAKE |                               | low power mode; falling<br>edge on pin WAKE;<br>6.5 V < V <sub>BAT</sub> < 27 V | 5    | 25  | 100   | μs   |
|  |                               | low power mode; falling<br>edge on pin WAKE;<br>27 V < V <sub>BAT</sub> < 60 V  | 25   | 75  | 175   | μs   |
| Miscellaneous                                    |                               |   |      |     |       |      |
| $t_{\text{detCL}(\text{TXEN\_BGE})}$             | TXEN_BGE clamp detection time |   | 2600 | -   | 10400 | μs   |


<sup>[1]</sup> At power-up  $V_{BAT}$  should be supplied first. When  $V_{BAT}$  reaches 6.5 V,  $V_{CC}$  and  $V_{IO}$  may be switched on with a delay of at least 60  $\mu$ s with respect to  $V_{BAT}$ .

UA1080\_2 © NXP B.V. 2007. All rights reserved.


<sup>[2]</sup> Rise and fall time (10 % to 90 %) of  $t_{r(TXD)}$  and  $t_{f(TXD)} = 5$  ns.

<sup>[3]</sup> Rise and fall time (10 % to 90 %) of  $t_{r(TRXD)}$  and  $t_{f(TRXD)}$  = 5 ns.

<sup>[4]</sup> The worst case asymmetry from one branch to another is the sum of the delay difference from TRXD0 and TRXD1 to DATA\_0 and DATA\_1 plus the delay difference from DATA\_0 and DATA\_1 to TRXD0 and TRXD1.





## FlexRay transceiver



FlexRay transceiver

# 12. Test information





Test conditions:

Normal mode: bus idle


Normal mode: bus active; TXD at 5 MHz and TXEN at 1 kHz

Fig 13. Test circuit for automotive transients

# 13. Package outline

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



| <br> |           |                | 3              |                |              | -,           |                  |                  |      |            |      |              |            |     |      |     |                  |          |
|------|-----------|----------------|----------------|----------------|--------------|--------------|------------------|------------------|------|------------|------|--------------|------------|-----|------|-----|------------------|----------|
| UNIT | A<br>max. | A <sub>1</sub> | A <sub>2</sub> | A <sub>3</sub> | bp           | С            | D <sup>(1)</sup> | E <sup>(1)</sup> | е    | HE         | L    | Lp           | Q          | v   | w    | у   | Z <sup>(1)</sup> | θ        |
| mm   | 2         | 0.21<br>0.05   | 1.80<br>1.65   | 0.25           | 0.38<br>0.25 | 0.20<br>0.09 | 7.4<br>7.0       | 5.4<br>5.2       | 0.65 | 7.9<br>7.6 | 1.25 | 1.03<br>0.63 | 0.9<br>0.7 | 0.2 | 0.13 | 0.1 | 0.9<br>0.5       | 8°<br>0° |

### Note

1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.

| OUTLINE  |     | REFER  | EUROPEAN | ISSUE DATE |            |                                 |  |
|----------|-----|--------|----------|------------|------------|---------------------------------|--|
| VERSION  | IEC | JEDEC  | JEITA    |            | PROJECTION | ISSUE DATE                      |  |
| SOT339-1 |     | MO-150 |          |            |            | <del>99-12-27</del><br>03-02-19 |  |

Fig 14. Package outline SOT339-1 (SSOP20)

JA1080\_2 © NXP B.V. 2007. All rights reserved.

NXP Semiconductors

TJA1080

FlexRay transceiver

# 14. Soldering

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

### 14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- · Lead-free soldering versus PbSn soldering

### 14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

### FlexRay transceiver

### 14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 15</u>) than a PbSn process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 16 and 17

Table 16. SnPb eutectic process (from J-STD-020C)

| Package thickness (mm) | Package reflow temperature (°C) |       |  |  |
|------------------------|---------------------------------|-------|--|--|
|                        | Volume (mm³)                    |       |  |  |
|                        | < 350                           | ≥ 350 |  |  |
| < 2.5                  | 235                             | 220   |  |  |
| ≥ 2.5                  | 220                             | 220   |  |  |


Table 17. Lead-free process (from J-STD-020C)

| Package thickness (mm) | Package reflow temperature (°C) Volume (mm³) |             |        |  |  |  |
|------------------------|--|-------------|--------|--|--|--|
|                        |  |             |        |  |  |  |
|                        | < 350  | 350 to 2000 | > 2000 |  |  |  |
| < 1.6                  | 260  | 260         | 260    |  |  |  |
| 1.6 to 2.5             | 260  | 250         | 245    |  |  |  |
| > 2.5                  | 250  | 245         | 245    |  |  |  |

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 15.

FlexRay transceiver



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

# 15. Appendix

#### 15.1 Errata: known issues of the TJA1080

#### 15.1.1 Power-up supply sequence

For proper initialization of the internal state machine the  $V_{BAT}$  voltage has to be applied first when powering-up the TJA1080. When  $V_{BAT}$  reaches 6.5 V,  $V_{CC}$  and  $V_{IO}$  may be switched on with a delay of at least 60  $\mu s$  with respect to  $V_{BAT}$ .

In case the rise time of the  $V_{BAT}$  voltage from 0 V to 6.5 V is below 10 ms,  $V_{CC}$  and  $V_{IO}$  shall be switched on with a delay time of at least 60  $\mu s$  after  $V_{BAT}$  has reached 6.5 V. In case the rise time of the  $V_{BAT}$  voltage  $t_{r(VBAT)}$  is longer than 10 ms, no delayed switching of  $V_{CC}$  and  $V_{IO}$  is needed.

The rise time of the  $V_{CC}$  voltage should be below the minimum value of the  $V_{CC}$  undervoltage detection time  $t_{det(uv)(VCC)}$ . Otherwise, an undervoltage condition at  $V_{CC}$  would be detected and the TJA1080 would enter Standby mode. Similarly, the rise time of the  $V_{IO}$  voltage should be below the minimum value of the  $V_{IO}$  undervoltage detection time  $t_{det(uv)(VIO)}$ .

If the voltage on all three supply pins  $V_{BAT}$ ,  $V_{CC}$  and  $V_{IO}$  of the TJA1080 drops under 4 V during a running application, the power sequence as mentioned above has to be applied again.

NXP Semiconductors

TJA1080

FlexRay transceiver

#### \_

### Consequences of an improper power-up sequence

In case of an improper initialization due to ramping up  $V_{BAT}$  and  $V_{CC}$  simultaneously, it may happen that a TJA1080 transceiver applied for star configuration may come up in node configuration.

The other way around, erroneous configuration in star configuration, while the transceiver is applied as node transceiver, has not been observed, however it is strongly recommended to apply the power-up sequence also to node transceivers.

Furthermore, due to improper initialization, it can occur that ERRN becomes clamped to permanent LOW in both node and star configuration.

#### Work around

There is no work around for this issue. To ensure a proper device initialization the correct power-up sequence has to be applied.

### 15.1.2 Bus error detection when transmitting a wake-up pattern

The TJA1080 expects a data frame that begins with a bit value different from the last bit of the previous data frame.

This is the case for a valid data frame, which begins with the DATA\_0 period of the Transmission-Start-Sequence (TSS) and ends with the DATA\_1 bit of the Frame-End-Sequence (FES).

Any violation of this frame format will be detected by the TJA1080. Consequently when transmitting a wake-up pattern, a bus error will be signaled.

#### Consequences

This behavior of the TJA1080 is not conform to the FlexRay Electrical Physical Layer specification [1]

#### Work around

The error indication when a wake-up pattern is transmitted should be ignored and the status register should be cleared by reading the vector.

### 15.1.3 Receiver signal

The delay time and delay time difference from bus to RXD (see <u>Table 15</u>:  $t_{d(bus\text{-}RXD)}$ ,  $\Delta t_{d(bus\text{-}RXD)}$ ,  $t_{d(bus\text{-}RXD)}$ ,  $t_{d(bus\text{-}RXD)}$ ,  $t_{d(bus\text{-}RXD)}$ ) is guaranteed in the TJA1080 for a minimum bit time of 80 ns and a receiver test signal of 600 mV differential bus level (see <u>Figure 11</u>). This receiver test signal is not conform to the FlexRay Electrical Physical Layer specification (see <u>Ref. 1</u>).

### Consequence

If the differential bus level becomes lower than 600 mV, the delay time difference from bus to RXD ( $t_{d(bus-RXD)}$ ) can become higher than 5 ns.

### FlexRay transceiver

#### Work around

To keep the differential bus amplitude in the entire system above 600 mV, the cable impedance of the chosen bus cable shall be higher than 110  $\Omega$ . Moreover, the termination resistance at the two bus ends shall be not lower than 110  $\Omega$ .

### 15.1.4 Wake-up signaling via RXD pin

In case of an undervoltage condition at V<sub>CC</sub>, RXD might go to LOW level.

#### Consequence

In case of an undervoltage condition at  $V_{CC}$ , while the TJA1080 is in a low power mode, the TJA1080 can give a continuous signaling of a wake-up event on pin RXD. This behavior is not conform to the FlexRay Electrical Physical Layer specification (see Ref. 1).

#### Work around

Use the RXEN pin for wake-up recognition when the  $V_{CC}$  voltage is switched off while  $V_{IO}$  is available.

### 16. Abbreviations

Table 18. Abbreviations

| Abbreviation | Description                   |
|--------------|-------------------------------|
| CAN          | Controller Area Network       |
| CDM          | Charged Device Model          |
| EMC          | ElectroMagnetic Compatibility |
| EME          | ElectroMagnetic Emission      |
| EMI          | ElectroMagnetic Immunity      |
| ESD          | ElectroStatic Discharge       |
| HBM          | Human Body Model              |
| MM           | Machine Model                 |
| PWON         | Power-on                      |

### 17. References

- [1] EPL FlexRay Communications System Electrical Physical Layer Specification Version 2.1 Rev. A, FlexRay Consortium, Dec. 2005
- [2] PS54 Product Specification: TJA1054; Fault-tolerant CAN transceiver, www.nxp.com
- [3] PS41 Product Specification: TJA1041; High speed CAN transceiver, www.nxp.com
- [4] AN1 Application hint AN10443 1; TJA1080 FlexRay transceiver

TJA1080\_2 © NXP B.V. 2007. All rights reserved.

FlexRay transceiver

# 18. Revision history

### Table 19. Revision history

| Document ID    | Release date  | Data sheet status    | Change notice | Supersedes |  |  |
|----------------|---|----------------------|---------------|------------|--|--|
| TJA1080_2      | 20070712  | Product data sheet   | -             | TJA1080_1  |  |  |
| Modifications: | <ul> <li>The format of this data sheet has been redesigned to comply with the new identity<br/>guidelines of NXP Semiconductors</li> </ul>                        |                      |               |            |  |  |
|                | <ul> <li>Legal texts have been adapted to the new company name where appropriate</li> </ul>   |                      |               |            |  |  |
|                | <ul> <li><u>Section 4 "Ordering information"</u>, added type number TJA1080TS (lead free version)</li> <li><u>Figure 1</u> and <u>Figure 4</u> updated</li> </ul> |                      |               |            |  |  |
|                |   |                      |               |            |  |  |
|                | Table 4, Table 5, Table 6, Table 7, Table 8 and Table 10 updated  |                      |               |            |  |  |
|                | Section 7.6 "Fail silent behavior", added more information  |                      |               |            |  |  |
|                | Section 15 "Appendix", added  |                      |               |            |  |  |
| TJA1080_1      | 20060720  | Objective data sheet | -             | -          |  |  |
|                |   |                      |               |            |  |  |

NXP Semiconductors

TJA1080

FlexRay transceiver

## 19. Legal information

#### 19.1 Data sheet status

| Document status[1][2]          | Product status[3] | Definition  |  |  |  |
|--------------------------------|-------------------|---|--|--|--|
| Objective [short] data sheet   | Development       | This document contains data from the objective specification for product development. |  |  |  |
| Preliminary [short] data sheet | Qualification     | This document contains data from the preliminary specification.                       |  |  |  |
| Product [short] data sheet     | Production        | This document contains the product specification.                                     |  |  |  |

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

### 19.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 19.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of

the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Suitability for use in automotive applications only — This NXP Semiconductors product has been developed for use in automotive applications only. The product is not designed, authorized or warranted to be suitable for any other use, including medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customers own risk.

#### 19.4 Licenses

#### Purchase of NXP ICs with FlexRay functionality

FlexRay license required. This product has been developed within the framework of the "FlexRay" consortium. FlexRay consortium members are willing to grant licenses under their essential FlexRay intellectual property rights to end users of FlexRay-enabled products upon request of an end user. The sale by NXP Semiconductors of a FlexRay-enabled product will not be construed as the granting of such a license. Each end user will have to apply to the FlexRay consortium administration to obtain such a license or to apply for membership. The FlexRay consortium can be contacted at request @flexray.com.

#### 19.5 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

JA1080\_2 © NXP B.V. 2007. All rights reserved.

FlexRay transceiver

# 20. Contact information

For additional information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, send an email to: salesaddresses@nxp.com

### FlexRay transceiver

# 21. Contents

| 1              | General description 1                                | 7.7.4  | Power-on flag                         | 23 |
|----------------|--|--------|---------------------------------------|----|
| 2              | Features   | 7.7.5  | Node configuration flag               | 23 |
| 2.1            | Optimized for time triggered communication           | 7.7.6  | Temperature medium flag               | 23 |
|                | systems  | 7.7.7  | Temperature high flag                 | 23 |
| 2.2            | Low power management                                 | 7.7.8  | TXEN_BGE clamped flag                 | 23 |
| 2.3            | Diagnosis (detection and signalling)2                | 7.7.9  | Bus error flag                        |    |
| 2.4            | Protections  | 7.7.10 | UV <sub>VBAT</sub> flag               | 24 |
| 3              | Quick reference data 2                               | 7.7.11 | UV <sub>VCC</sub> flag                |    |
| 4              | Ordering information                                 | 7.7.12 | UV <sub>VIO</sub> flag                |    |
| 5              |  | 7.7.13 | Error flag                            |    |
| _              | Block diagram 4                                      | 7.8    | TRXD collision                        |    |
| 6              | Pinning information                                  | 7.9    | Status register                       |    |
| 6.1            | Pinning  | 8      | Limiting values                       |    |
| 6.2            | Pin description                                      | 9      | Thermal characteristics               | 27 |
| 7              | Functional description 6                             | 10     | Static characteristics                | 27 |
| 7.1            | Operating configurations                             | 11     | Dynamic characteristics               | 33 |
| 7.1.1<br>7.1.2 | Node configuration                                   | 12     | Test information                      | 38 |
| 7.1.2          | Star configuration 6 Bus activity and idle detection | 13     | Package outline                       | 39 |
| 7.1.3          | Operating modes in node configuration                | 14     | Soldering                             |    |
| 7.2.1          | Normal mode  | 14.1   | Introduction to soldering             |    |
| 7.2.2          | Receive-only mode                                    | 14.2   | Wave and reflow soldering             |    |
| 7.2.3          | Standby mode   | 14.3   | Wave soldering                        |    |
| 7.2.4          | Go-to-sleep mode                                     | 14.4   | Reflow soldering                      |    |
| 7.2.5          | Sleep mode   | 15     | Appendix                              |    |
| 7.3            | Operating modes in star configuration 15             | 15.1   | Errata: known issues of the TJA1080   |    |
| 7.3.1          | Star-idle mode                                       | 15.1.1 | Power-up supply sequence              |    |
| 7.3.2          | Star-transmit mode                                   | 15.1.2 | Bus error detection when transmitting |    |
| 7.3.3          | Star-receive mode                                    |        | a wake-up pattern                     | 43 |
| 7.3.4          | Star-standby mode                                    | 15.1.3 | Receiver signal                       |    |
| 7.3.5          | Star-sleep mode                                      | 15.1.4 | Wake-up signaling via RXD pin         |    |
| 7.3.6          | Star-locked mode                                     | 16     | Abbreviations                         |    |
| 7.4            | Start-up   | 17     | References                            |    |
| 7.4.1          | Node configuration                                   |        |                                       |    |
| 7.4.2          | Star configuration                                   | 18     | Revision history                      |    |
| 7.5            | Wake-up mechanism 20                                 | 19     | Legal information                     |    |
| 7.5.1          | Node configuration                                   | 19.1   | Data sheet status                     |    |
| 7.5.2          | Star configuration                                   | 19.2   | Definitions                           |    |
| 7.5.3          | Bus wake-up  | 19.3   | Disclaimers                           |    |
| 7.5.4          | Local wake-up via pin WAKE                           | 19.4   | Licenses                              |    |
| 7.6            | Fail silent behavior                                 | 19.5   | Trademarks                            |    |
| 7.6.1<br>7.6.2 | V <sub>BAT</sub> undervoltage                        | 20     | Contact information                   |    |
| 7.6.2          | V <sub>CC</sub> undervoltage                         | 21     | Contents                              | 48 |
| 7.6.3<br>7.7   | Flags22  |        |                                       |    |
| 7.7.1          | Local wake-up source flag                            |        |                                       |    |
| 7.7.2          | Remote wake-up source flag                           |        |                                       |    |
| 7.7.3          | Wake flag  |        |                                       |    |
|                | nag 20   |        |                                       |    |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2007. All rights reserved.

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 12 July 2007 Document identifier: TJA1080\_2