

# **Networking Clock Generator**

#### **Features**


- 3.3V +/-10% Supply Voltage
- Uses 25MHz xtal such as Saronix-eCera™ SRX7278
- Twelve PCIe® 100MHz outputs with optional -0.5% spread spectrum support
- Two LVCMOS 50MHz outputs that support +/- 10% frequency margining
- One frequency selectable 33/66/133MHz LVCMOS output
- One 32.256MHz LVCMOS output
- Industrial temperature -40°C to 85°C
- Package: 56-pin TSSOP package

### **Description**


The PI6C49004 is a clock generator device intended for PCIe®/networking applications. The device includes twelve 100MHz differential Host Clock Signal Level (HCSL) outputs for PCIe, two single-ended 50MHz outputs, one single-ended 32.256MHz output, and one selectable single-ended 33/66/133MHz output.

Using a serially programmable SMBUS interface, the PI6C49004 incorporates spread spectrum modulation on the twelve 100MHz HCSL PCIe outputs, and independent frequency margining on the 50MHz output, 33.3333MHz and 66.6666MHz clock outputs.

## **Block Diagram**



## Pin Configuration





# **Pin Description**

Pin #	Pin Name	Pin Type	Pin Description
1	$V_{\mathrm{DD}}$	Power	3.3V Supply Pin
2	IREF	Output	Connect to 475-Ohm resistor to set HCSL output drive current
3	NC		No connect. Leave open
4	100M_Q11-	Output	100MHz HCSL output
5	100M_Q11+	Output	100MHz HCSL output
6	100M_Q10-	Output	100MHz HCSL output
7	100M_Q10+	Output	100MHz HCSL output
8	$V_{\mathrm{DD}}$	Power	3.3V Supply Pin
9	$V_{\mathrm{DD}}$	Power	3.3V Supply Pin
10	GND	Power	Ground
11	100M_Q9-	Output	100MHz HCSL output
12	100M_Q9+	Output	100MHz HCSL output
13	100M_Q8-	Output	100MHz HCSL output
14	100M_Q8+	Output	100MHz HCSL output
15	100M_Q7-	Output	100MHz HCSL output
16	100M_Q7+	Output	100MHz HCSL output
17	SCLK	Input	SMBus compatible input clock. Supports fast mode 400kHz input clock.
18	SDATA	I/O	SMBus compatible data line
19	GND	Power	Ground
20	50M_Out1	Output	50MHz LVCMOS output. When disabled, output is trisated and has a nominal 110k-Ohm pull-down.
21	50M_Out2	Output	50MHz LVCMOS output. When disabled, output is trisated and has a nominal 110kOhm pull-down.
22	$V_{\mathrm{DD}}$	Power	3.3V Supply Pin
23	GND	Power	Ground
24	$V_{\mathrm{DD}}$	Power	3.3V Supply Pin
25	32.256M_Out1	Output	32.256MHz LVCMOS output. When disabled, output is trisated and has a nominal 110k-Ohm pull-down.
26	GND	Power	GND
27	NC		No connect. Leave open
28	PD_RESET	Input	Power down reset - when low all PLL's are powered down and outputs tristated. SMBus registers are reset to default values.
29	X1	Input	Crystal input. Integrated 6pF capacitance
30	X2	Output	Crystal output. Integrated 6pF capacitance
31	$V_{DD}$	Power	3.3V Supply Pin
32	GND	Power	GND
33	$V_{\mathrm{DD}}$	Power	Connect to 3.3V



Pin #	Pin Name	Pin Type	Pin Description
34	33/66/133M_Out1	Output	33/66/133MHz selectable LVCMOS output. When disabled, output is trisated and has a nominal 110k-Ohm pull-down.
35	100M_Q6-	Output	100MHz HCSL output
36	100M_Q6+	Output	100MHz HCSL output
37	$V_{\mathrm{DD}}$	Power	3.3V Supply Pin
38	GND	Power	Ground
39	$V_{\mathrm{DD}}$	Power	3.3V Supply Pin
40	100M_Q5-	Output	100MHz HCSL output
41	100M_Q5+	Output	100MHz HCSL output
42	100M_Q4-	Output	100MHz HCSL output
43	100M_Q4+	Output	100MHz HCSL output
44	100M_Q3-	Output	100MHz HCSL output
45	100M_Q3+	Output	100MHz HCSL output
46	100M_Q2-	Output	100MHz HCSL output
47	100M_Q2+	Output	100MHz HCSL output
48	$V_{\mathrm{DD}}$	Power	3.3V Supply Pin
49	GND	Power	Ground
50	$V_{\mathrm{DD}}$	Power	3.3V Supply Pin
51	100M_Q1-	Output	100MHz HCSL output
52	100M_Q1+	Output	100MHz HCSL output
53	100M_Q0-	Output	100MHz HCSL output
54	100M_Q0+	Output	100MHz HCSL output
55	$V_{\mathrm{DD}}$	Power	3.3V Supply Pin
56	GND	Power	Ground



# **50MHz Frequency Margining Table**

FS3	FS2	FS1	FS0	50M_OUT1, 50M_OUT2
0	0	0	0	nominal
0	0	0	1	nominal + 1%
0	0	1	0	nominal + 2%
0	0	1	1	nominal + 3%
0	1	0	0	nominal + 4%
0	1	0	1	nominal + 5%
0	1	1	0	nominal + 6%
0	1	1	1	nominal + 8%
1	0	0	0	nominal + 10%
1	0	0	1	nominal - 1%
1	0	1	0	nominal - 2%
1	0	1	1	nominal - 3%
1	1	0	0	nominal - 4%
1	1	0	1	nominal - 6%
1	1	1	0	nominal - 8%
1	1	1	1	nominal - 10%

# 33/66/133 MHz Frequency Margining Table

FS6	FS5	FS4	33M/66M/133M_OUT1
0	0	0	33.3333MHz
0	0	1	66.6666MHz +2%
0	1	0	66.6666MHz +1%
0	1	1	66.6666MHz +0%
1	0	0	66.6666MHz -2%
1	0	1	66.6666MHz -4%
1	1	0	66.6666MHz -6%
1	1	1	133.3333MHz



## **Serial Data Interface (SMBus)**

PI6C49004 is a slave only SMBus device that supports indexed block read and indexed block write protocol using a single 7-bit address and read/write bit as shown below.

## **Address Assignment**

A6	A5	A4	A3	A2	A1	<b>A0</b>	W/R
1	1	0	1	0	0	1	0/1

### **How to Write**

1 bit	8 bits	1	8 bits	1	8 bits	1	8 bits	1		8 bits	1	1 bit
Start bit	D2H	Ack	Register offset	Ack	Byte Count = N	Ack	Data Byte 0	Ack	•••	Data Byte N - 1	Ack	Stop bit

#### Note:

## How to Read (M: abbreviation for Master or Controller; S: abbreviation for slave/clock)

1 bit	8 bits	1 bit	8 bits	1 bit	1 bit	8 bits	1 bit	8 bits	1 bit	8 bits	1 bit	•••	8 bits	1 bit	1 bit
M: Start bit	M: Send "D2h"	S: sends Ack	M: send starting databyte location: N	S: sends Ack	M: Start bit	M: Send "D3h"	S: sends Ack	S: sends # of data bytes that will be sent: X	M: sends Ack	S: sends start- ing data byte N	M: sends Ack	:	S: sends data byte N+X- 1	M: Not Ac- knowl- edge	M: Stop bit

## Byte 0: Spread Spectrum Control Register

Bit	Description	Туре	Power Up Condition	Output(s) Affected	Notes	
7	Spread Spectrum Selection for 100MHz HCSL PCI-Express clocks	RW	0	All 100MHz HCSL PCI Express outputs	0=spread off 1 = -0.5% down spread	
6	Enables hardware or software control of OE bits (see Byte 0–Bit 6 and Bit 5 Functionality table)	RW	0	PD_RESET pin, bit 5	0 = hardware cntl 1 = software ctrl	
5	Software PD_RESET bit. Enables or disables all outputs (see Byte 0–Bit 6 and Bit 5 Functionality table)	RW	1	All outputs	0 = disabled 1 = enabled	
4	Frequency margining select bit FS3	RW	1			
3	Frequency margining select bit FS2	RW	0	50M Out1 and	See 50MHz Frequen-	
2	Frequency margining select bit FS1	RW	1	50M_Out2	cy Margining Table	
1	Frequency margining select bit FS0	RW	0		on Page 3	
0	OE for single-ended 50MHz output 50M_Out2	RW	1	Single-ended 50MHz output 50M_Out2	0 = disabled 1 = enabled	

<sup>1.</sup> Register offset for indicating the starting register for indexed block write and indexed block read. Byte Count in write mode cannot be 0.



# Byte 0 - Bit 6 and Bit 5 Functionality

Bit 6	Bit 5	Description
0	X	PD_RESET HW pin/signal = enabled
1	0	Disables all outputs and tri-states the outputs, PD_RESET HW pin/signal = DO NOT CARE
1	1	Enable all outputs, PD_RESET HW pin/signal = DON'T CARE

# **Byte 1: Control Register**

Bit	Description	Туре	Power Up Condition	Output(s) Affected	Notes
7	OE for 32.256M_Out1	RW	1	32.256M_Out1	0 = disabled 1 = enabled
6	OE for 50M_Out1	RW	1	50M_Out1	0 = disabled 1 = enabled
5	OE for 33/66/133M_Out1	RW	1	33/66/133M_Out1	0 = disabled 1 = enabled
4	OE for 100M_Q11 HCSL output	RW	1	100M_Q11	0 = disabled 1 = enabled
3	OE for 100M_Q10 HCSL output	RW	0	100M_Q10	0 = disabled 1 = enabled
2	OE for 100M_Q09 HCSL output	RW	0	100M_Q9	0 = disabled 1 = enabled
1	OE for 100M_Q08 HCSL output	RW	0	100M_Q8	0 = disabled 1 = enabled
0	OE for 100M_Q07 HCSL output	RW	0	100M_Q7	0 = disabled 1 = enabled

# **Byte 2: Control Register**

Bit	Description	Туре	Power Up Condition	Output(s) Affected	Notes	
7	Frequency margining select bit FS6	RW	1		See 33/66/133MHz	
6	Frequency margining select bit FS5	RW	0	33/66/133M_Out1	Frequency Mar-	
5	Frequency margining select bit FS4	RW	0		gining Table on Page 3	
4 to 0	Reserved	R	Undefined	Not Applicable		



# **Byte 3: Control Register**

Bit	Description	Туре	Power Up Condition	Output(s) Affected	Notes
7	OE for 100M_Q6 HCSL Output	RW	0	100M_Q6	0 = disabled 1 = enabled
6	OE for 100M_Q5 HCSL Output	RW	0	100M_Q5	0 = disabled 1 = enabled
5	OE for 100M_Q4 HCSL Output	RW	0	100M_Q4	0 = disabled 1 = enabled
4	OE for 100M_Q3 HCSL Output	RW	0	100M_Q3	0 = disabled 1 = enabled
3	OE for 100M_Q2 HCSL Output	RW	0	100M_Q2	0 = disabled 1 = enabled
2	OE for 100M_Q1 HCSL Output	RW	1	100M_Q1	0 = disabled 1 = enabled
1	OE for 100M_Q0 HCSL Output	RW	1	100M_Q0	0 = disabled 1 = enabled
0	Reserved	R	Undefined	Not Applicable	

# Byte 4 & 5: Control Register

Bit	Description	Туре	Power Up Condition	Output(s) Affected	Notes
7 to 0	Reserved	R	Undefined	Not Applicable	

# **Byte 6: Control Register**

Bit	Description	Туре	Power Up Condition	Output(s) Affected	Notes
7	Revivsion ID bit 3	R	0	Not Applicable	
6	Revivsion ID bit 2	R	0	Not Applicable	
5	Revivsion ID bit 1	R	0	Not Applicable	
4	Revivsion ID bit 0	R	0	Not Applicable	
3	Vendor ID bit 3	R	0	Not Applicable	
2	Vendor ID bit 2	R	0	Not Applicable	
1	Vendor ID bit 1	R	1	Not Applicable	
0	Vendor ID bit 0	R	1	Not Applicable	



# Absolute Maximum Ratings<sup>1</sup> (Over operating free-air temperature range)

Symbol	Parameters	Min.	Max.	Units	
$V_{\mathrm{DD}}$	3.3V I/O Supply Voltage	-0.5	4.6		
$V_{ m IH}$	Input High Voltage		4.6	V	
$V_{\mathrm{IL}}$	Input Low Voltage	-0.5			
Ts	Storage Temperature	-65	150	°C	
$V_{\mathrm{ESD}}$	ESD Protection	2000		V	

#### Note:

## **Maximum Ratings**

(Above which useful life may be impaired. For user guidelines, not tested.)

Maximum Supply Voltage, V <sub>DD</sub>	7V
All Inputs and Outputs	0.5V to V <sub>DD</sub> +0.5V
Ambient Operating Temperature	
Storage Temperature	65°C to +150°C
Junction Temperature	125°C
Peak Soldering Temperature	260°C

#### Note:

Stresses greater than those listed under MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **DC Electrical Characteristics**

Unless otherwise specified, V<sub>DD</sub>=3.3V±10%, Ambient Temperature –40°C to +85°C

Symbol	Parameter	Conditions	Min	Тур	Max	Units
$V_{\mathrm{DD}}$	Operating Supply Voltage		3.0		3.6	
$V_{\mathrm{IH}}$	Input High Voltage		2		$V_{DD}$	
$V_{IL}$	Input Low Voltage		-0.3		0.8	V
$V_{\mathrm{IH}}$	Input High Voltage	SDATA, SCLK	0.7V <sub>DD</sub>		$V_{\mathrm{DD}}$	
V <sub>IL</sub>	Input Low Voltage	SDATA, SCLK			0.3V <sub>DD</sub>	
$I_{DD}$	Operating Supply Current			320		4
	IDD at Output Disable Condition	$\overline{PD}_{RESET} = 0$		3.3		mA mA
R <sub>PU</sub> /R <sub>PD</sub>	Internal Pull-Up/Pull-Down Resistor	PD_RESET		216		k–Ohm
	-	All single-ended outputs		75		
C <sub>IN</sub>	Input Capacitance	All input pins		6		pF

<sup>1.</sup> Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.



# **Electrical Characteristics - Single-Ended**

Unless otherwise specified, V<sub>DD</sub>=3.3V±10%, Ambient Temperature –40°C to +85°C

Symbol	Parameter	Conditions	Min	Тур	Max	Units
F <sub>IN</sub>	Input Clock Frequency			25		MHz
	SCLK Frequency			100	400	kHz
	Minimum Pulse Width of PD_RESET Input		100			ns
	Output Frequency Error	FS0, FS6 = 0		0		
	Output Frequency Error	32.256MHz			7	ppm
$t_{r,} t_{f}$	Output Rise/Fall Time	V <sub>DD</sub> =3.3V, 0.8V to 2.4V		0.5	1	ns
	Output Clock Duty Cycle	Measured at V <sub>DD</sub> /2	45	50	55	%
V <sub>OH</sub>	High-Level Output Voltage	$I_{OH} = -4mA$	VDD-0.4			
V <sub>OH</sub>	High-Level Output Voltage	$I_{OH} = -8mA$	2.4			3.7
V <sub>OL</sub>	Low-Level Output Voltage	$I_{OL} = 8mA$			0.4	V
		50MHz clock output		140	200	
	Peak-to-Peak Jitter	33/66/133MHz clock output		125	175	
		32.256MHz clock output		115	150	ps
	Cycle-to-Cycle Jitter	50MHz clock output		120	175	
	Cycle to Cycle sitter	33/66/133 MHz clock output		120	160	
	Clock Stabilization Time from Power Up		3		10	ms



## Electrical Characteristics - 100MHz Differential HCSL Outputs

Unless otherwise specified, V<sub>DD</sub>=3.3V±10%, Ambient Temperature -40°C to +85°C

Symbol	Parameter	Conditions	Min	Тур	Max	Units
	Output Frequency				100	MHz
T <sub>CC/Jitter</sub>	Cycle-to-Cycle Jitter				150	
	Peak-to-Peak Phase Jitter	Using PCIe jitter measure- ment method			86	ps
	Spread Modulation Percentage			-0.5	0	%
	Spread Modulation Frequency			32		kHz
T <sub>DC</sub>	Duty Cycle		45	50	55	%
	Rising/Falling Edge Rate	Note 3, 4	0.6		4.0	V/ns
T <sub>OSKEW</sub>	Output Skew	$V_T = 50\%$ (measurement threshold)			200	ps
Z <sub>C-DC</sub>	Clock Source DC Impedance, single ended			50		Ohm
V <sub>OH</sub>	High-Level Output Voltage	Note 2, (R <sub>S</sub> =33-Ohm, R <sub>T</sub> =50-Ohm)	0.65	0.71	0.85	
V <sub>OL</sub>	Low-Level Output Voltage		-0.20	0	0.05	V
I <sub>OH</sub>	I <sub>OH</sub> @ 6*I <sub>REF</sub>		-13	-14.2	-17	mA
V <sub>CROSS</sub>	Absolute Crossing Point Voltage	Note 2, 5, 6	0.25		0.55	V
V <sub>CROSS Delta</sub>	Variation of VCROSS over all rising clock edges	Note 2, 5, 8			140	mV
TPERIOD AVG	Average Clock Period Accuracy	Note 3, 9, 10	-300		2800	ppm
T <sub>PERIOD</sub> ABS	Absolute Period (including jitter and spread spectrum)	Note 3, 7	9.847		10.203	ns

#### Notes:

- 1. Measured at the end of an 8-inch trace with a 5pF load.
- 2. Measurement taken from a single-ended waveform.
- 3. Measurement taken from a differential waveform.
- 4. Measured from -150 mV to +150 mV on the differential waveform. The signal is monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing.
- 5. Measured at crossing point where the instantaneous voltage value of the rising edge of 100M+ equals the falling edge 100M-.
- Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement.
- Defines as the absolute minimum or maximum instantaneous period. This includes cycle-to-cycle jitter, relative PPM tolerance, and spread spectrum modulation.
- 8. Defined as the total variation of all crossing voltages of rising 100M+ and falling 100M-.
- 9. Refer to section 4.3.2.1 of the PCI Express Base Specification, Revision 1.1 for information regarding PPM considerations.
- 10. PPM refers to parts per million and is a DC absolute period accuracy specification. 1 PPM is 1/1,000,000th of 100 MHz exactly or 100 Hz. For 300 PPM there is an error budget of 100Hz/PPM \* 300 PPM = 30 kHz. The period is measured with a frequency counter with measurement window set at 100 ms or greater. With spread spectrum turned off the error is less than ±300 ppm. With spread spectrum turned on there is an additional +2500 PPM nominal shift in maximum period resulting from the -0.5% down spread.



# Configuration test load board termination for HCSL Outputs





Figure 4. Configuration Test Load Board Termination



## **Packaging Mechanical: 56-Contact TSSOP(A)**



06-0736

### Note:

• For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php

## **Ordering Information**<sup>(1-3)</sup>

Ordering Code	Package Code	Package Description
PI6C49004AE	A	56-pin, 240-mil wide (TSSOP)

#### Notes:

- 1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- 2. E = Pb-free and Green
- 3. Adding an X suffix = Tape/Reel

### Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com